DESIGN AND IMPLEMENTATION OF ELEVATOR CONTROLLER ON A FPGA

FADHLI SHAHIR BIN ZAKARIA

This report is submitted in partial fulfillment of the requirements for the award of Bachelor of Electronic Engineering (Computer Engineering) With Honors

Faculty of Electronic and Computer Engineering

University Technical Malaysia Melaka

JUNE 2012

C Universiti Teknikal Malaysia Melaka

| UNIVERSTI TEKNIKAL MALAYSIA MELAKA FAKULTI KEJURUTERAAN ELEKTRONIK DAN KEJURUTERAAN KOMPUTER BORANG PENGESAHAN STATUS LAPORAN PROJEK SARJANA MUDA II |
|---|
| Tajuk ProjekDESIGN AND IMPLEMENTATION OF ELEVATOR CONTROLLER ON A FPGASesi Pengajian112 |
| Saya FADHLI SHAHIR BIN ZAKARIA |
| mengaku membenarkan Laporan Projek Sarjana Muda ini disimpan di Perpustakaan dengan syarat- |
| syalat Kegunaan seperti berkut. |
| Laporan adalah hakmilik Universiti Teknikal Malaysia Melaka. |
| 2. Perpustakaan dibenarkan membuat salinan untuk tujuan pengajian sanaja. |
| 3. Perpustakaan dibenarkan membuat salinan laporan ini sebagai bahan pertukaran antara institusi |
| pengajian tinggi. |
| 4. Sila tandakan ($$): |
| SULIT**(Mengandungi maklumat yang berdarjah keselamatan atau kepentingan Malaysia seperti yang termaktub di dalam AKTA RAHSIA RASMI 1972) |
| TERHAD** **(Mengandungi maklumat terhad yang telah ditentukan oleh organisasi/badan di mana penyelidikan dijalankan) |
| TIDAK TERHAD |
| Disahkan oleh: |
| Alli |
| (TERDATANGAN PENULIS) (COP DAN TANDATANGAN PENUELIA) |
| SITI AISAH BINTI MAT JUNUS @ YUNUS |
| Ferts yatah Fakulti Kejuruterom Elektrooth Sen Kejuruterom Komputer Universiti Teknikal Maistysia Metaka (UTeM) Karung Berkunci No 1752 Pejabat Pos Ourian Tunggal 76109 Durian Tunggal, Metaka. |
| Tarikh: 14/06/12 Tarikh: 14/06/12 |
| |

C Universiti Teknikal Malaysia Melaka

"I hereby declare that this report is result of my own effort except for quotes as cited in the references."

Signature

: teleft

Author's Name

: FADHLI SHAHIR BIN ZAKARIA

Date

: 14/06/12

"Hereby declare that I have read this report and in my opinion this report is sufficient in terms of the scope and quality for the award of Bachelor of Electronic Engineering (Computer Engineering) With Honors."

..... Signature

Supervisor's Name : MS SITI AISAH BINTI MAT JUNOS@ YUNUS : 14/06/12

Date

For my lovely mum and dad, thanks for sacrifice towards my success.

For my supervisor, Ms Siti Aisah Binti Mat Junos@ Yunus, thanks for all your supports

To my friends who's helped me lots, I'll appreciate very much

ACKNOWLEDGEMENT

First and foremost, I would like to give Thanks to ALLAH SWT, for helping me. I would like to express my appreciation to my supervisor, Ms Siti Aisah Binti Mat Junos@ Yunus for her support and guidance throughout this whole project. To my beloved parents who always give me support and never tired of convincing me in order to achieve my determination and finishing my study without any delay. They always support me and understand me while giving me opportunity in completing all my projects.

Besides that, I am also thankful to all the lecturers that also giving me some ideas and knowledge that can be used to accomplish the PSM project. Not forgotten to my friends who had also helped me in giving their thought, pro and contra of each of the research and result that had obtained.

Once again for the last time, I would like to express my gratitude to those people that already mentioned above as well as the BENC's student Faculty of Electronic and Computer Engineering who provide many suggestions, information, and criticism and sustain in this report.

ABSTRACT

The project title is Design and Implementation of Elevator Controller on Field Programmable Gate Array (FPGA). The elevator controller will be fully design on the FPGA board using simple I/O interface on the FPGA board. The controller will be use in any type of elevator and it will produce a single chip controller compare to other controller that will need more than one chip.

The project was design on FPGA. The programming language that use for the project is Verilog, which is one of hardware description language (HDL) that can support by FPGA. The software that uses to write the programming language is Xilinx ISE. When the programming design is done, the next step is the simulation of the behaviour of the system. The simulation of the program is making in Model SIM PE Student Edition. When all the programming is complete, the programs need to implement on the Xilinx Spartan II FPGA board.

This project will build an elevator base on 10 floor building. The elevator will move up and down depend on the request from the user. By using the FPGA the result is will be easily to upgrade due to the reconfigurable of the pin on the FPGA. If the elevator require more floor, it will more easy to redesign.

ABSTRAK

Tajuk projek adalah Reka Bentuk dan Perlaksanaan Pengawal Lif pada "*Field Programmable Gate Array (FPGA)*". Pengawal lif ini direka sepenuhnya dengan untuk "FPGA Board" mengunakan system I/O antara muka pada "FPGA board". Pengawal lif ini boleh digunakan pada mana-mana sahaja jenis lif dan ianya dapat menghasilkan pengawal cip tungal berbanding pengawal lain yang memerlukan lebih dari satu cip.

Projek ini direka pada FPGA. Bahasa pengaturcaraan yang digunakan untuk projek ini adalah Verilog yang merupkan salah satu bahasa pengaturcaraan yang di gunakan oleh FPGA. Perisian yang digunakan untuk menulis bahasa pengaturcaraan adalah Xilinx ISE. apabila aturcara telah lengkap, langkah seterusnya adalah simulasi terhadap tingkah laku projek tersebut. Simulasi untuk system ini dijalankan pada perisian M"odel SIM PE Student Edition". Apabila semua pengaturcaraan lengkap, system in akan di laksanakan pada Xilinx Spartan II FPGA.

Projek in akan membina sebuah lif berasaskan bangunan 10 tingkat. Lif ini akan bergeran keatas dan kebawah bergantung kepada permintaan pengguna. Dengan mengunakan FPGA, keputusan sepatutnya adalah, system akan lebih mudah di naik taraf disebabkan oleh kebolehan memilih pin sendiri pada FPGA. oleh yang demikian, sekiranya lif tersebut memerlukan lebih tingkat, ia akan lebih mudah untuk di bina semula.

viii

CONTENT

|--|

| PROJECT TITLE | i |
|----------------------|-------|
| DECLARATION | ii |
| ACKNOWLEDGEMENT | vi |
| ABSTRACT | vii |
| ABSTRAK | viii |
| CONTENT | ix |
| LIST OF TABLE | xiii |
| LIST OF FIGURE | xiv |
| LIST OF ABBREVIATION | xvii |
| LIST OF APPENDIX | xviii |

PAGE

I INTRODUCTION

| 1.1 PROJECT BACKGROUND | 1 |
|------------------------|---|
| 1.2 PROJECT OBJECTIVE | 2 |
| 1.3 PROBLEM STATEMENT | 2 |
| 1.4 SCOPE OF WORK | 3 |
| 1.5 METHODOLOGY | 4 |
| 1.6 REPORT STRUCTURE | 5 |

II LITERATURE REVIEW

| 2.1 INTRODUCTION | 6 |
|-----------------------------------|----|
| 2.2 ELEVATOR | 7 |
| 2.2.1 Introduction | 7 |
| 2.2.2 Elevator Controller | 8 |
| 2.2.3 Elevator Traffic Algorithm | 10 |
| 2.3 FIELD PROGRAMMABLE GATE ARRAY | |
| (FPGA) | |
| 2.4 RECENT PROJECT | 15 |

III METHODOLOGY

| 3.1 | SCOPE OF PROJECT | 19 |
|-----|----------------------------------|----|
| 3.2 | LITERATURE REVIEW | 19 |
| 3.3 | TOP DOWN DESIGN | 20 |
| 3.4 | SINGLE MODULE DESIGN | 20 |
| | 3.4.1 Keypad Module | 21 |
| | 3.4.2 Button Module | 22 |
| | 3.4.3 Seven Segment Display | 22 |
| | 3.4.4 Light Emitting Diode (LED) | 23 |

| 3.5 FLOW CHART | 24 |
|-----------------------|----|
| 3.5.1 up/down request | 27 |
| 3.5.1 Door | 28 |
| 3.6 MODELLING PROGRAM | 28 |

IV RESULT AND DISCUSSION

| 4.1 INTRODUCTION | 31 |
|--|----|
| 4.2 SINGLE MODULE RESULT | 32 |
| 4.2.1 Main Elevator Module | 32 |
| 4.2.2 Display Module | 38 |
| 4.2.3 Movement of Elevator | 40 |
| 4.2.4 Door Module | 43 |
| 4.3 TOP MODULE RESULT | 45 |
| 4.3.1 Simulation On the ModelSim | 45 |
| 4.3.2 Synthesize –XST | 48 |
| 4.3.3 HDL Synthesis | 49 |
| 4.3.4 User Constraints | 52 |
| 4.3.5 Implementation of the Design in FPGA | 54 |
| Board | |
| 4.3.6 Configure Target Device | 55 |
| 4.3.7 Result On the Trainer Board | 56 |
| 4.4 DISCUSSION | 58 |

V CONCLUSION AND RECOMMENDATION

| 5.1 CONCLUSION | 59 |
|---------------------|----|
| 5.2 RECOMMENDATIONS | 60 |

xi

| PREFERENCE | 61 |
|------------|----|
| APPENDIX A | 63 |
| APPENDIX B | 73 |

LIST OF TABLE

NO DESCRIPTION

PAGE

| Table 4.1 | Set of Parameter in the Program | 33 |
|-----------|---|----|
| Table 4.2 | Bit Sent To Generate Number in Seven Segments | 38 |
| Table 4.3 | Port Declaration for Each Segment in Display | 39 |
| Table 4.4 | Parameter of Move Module | 40 |
| Table 4.5 | Block Generate After the Synthesis Done | 51 |

LIST OF FIGURE

| FIGURE | DESCRIPTION | PAGE |
|----------------|---|------|
| Figure 1.1 | Methodology Flow Chart | 4 |
| Figure 2.1 | Elevator System Overview | 8 |
| Figure 2.2 | Elevator Dispatching Strategy | 9 |
| Figure 2.3 (a) | Collective Up, Collective Down | 10 |
| Figure 2.3 (b) | Collective Up, Selective Down | 11 |
| Figure 2.3 (c) | Selective Up, Collective Down | 12 |
| Figure 2.3 (d) | Selective Up, Selective Down | 12 |
| Figure 2.3 (e) | Collective/Selective- Up/Down | 13 |
| Figure 2.4 | Simplified Example Illustration of A Logic Cell | 14 |
| Figure 3.1 | The General Plan for the Project | 18 |
| Figure 3.2 | Block Diagram of the System | 20 |
| Figure 3.3 | Example of Keypad | 21 |
| Figure 3.4 | Button That Will Be Use | 22 |
| Figure 3.5 | Seven Segment Display | 23 |
| Figure 3.6 | Example of LED | 23 |
| Figure 3.7(a) | Flow Chart | 24 |
| Figure 3.7(b) | Flow Chart | 25 |

| Figure 3.7(c) | Flow Chart | 26 |
|----------------|---|----|
| Figure 3.7(d) | Flow Chart | 27 |
| Figure 3.8(a) | Xilinx ISE Design Suite 10.1 Interface | 29 |
| Figure 3.8 (b) | ModelSim PE Student Edition 10.0c Interface | 29 |
| Figure 3.8 (c) | Xilinx Spartan II FPGA | 30 |
| | | |
| Figure 4.1 | Part of the Elevator Coding | 33 |
| Figure 4.2 | Simulation for the Main Elevator Module | 34 |
| Figure 4.3 | Elevator Move Up | 34 |
| Figure 4.4 | Elevators Move Down | 35 |
| Figure 4.5 | Top RTL Schematic for Main Elevator | 36 |
| Figure 4.6 | Part of RTL Schematic for Top Main Elevator | 37 |
| Figure 4.7 | Seven Segment Display | 38 |
| Figure 4.8 | Simulation for the Display Module | 39 |
| Figure 4.9 | RTL Schematic for Display Module | 40 |
| Figure 4.10 | Signal Simulation of Move Module | 41 |
| Figure 4.11 | RTL Schematic for Move Module | 41 |
| Figure 4.12 | RTL Schematic for Move Module | 42 |
| Figure 4.13 | Coding for Move Module | 42 |
| Figure 4.14 | Coding for Door Module | 43 |
| Figure 4.15 | Simulation for Door Module | 43 |
| Figure 4.16 | RTL Schematic for Door Module | 44 |
| Figure 4.17 | RTL Schematic for Door Module | 44 |
| Figure 4.18(a) | Parameter Setting (1) | 45 |
| Figure 4.18(b) | Parameter Setting (2) | 45 |
| Figure 4.18(c) | Parameter Setting (3) | 46 |
| Figure 4.19(a) | Simulation of the Top Module Design (A) | 46 |
| Figure 4.19(b) | Simulation of the Top Module Design (B) | 47 |
| Figure 4.20 | Synthesize Toolbar | 48 |
| Figure 4.21 | Top RTL Design of the Program | 48 |
| Figure 4.22 | RTL Design After Combine All the Module | 49 |
| Figure 4.23(a) | HDL Synthesis for the Display Module | 50 |
| Figure 4.23(b) | HDL Synthesis for Main Elevator Module | 50 |

| Figure 4.23(c) | HDL Synthesis for Movement Module | 51 |
|----------------|--|----|
| Figure 4.23(d) | HDL Synthesis for Door Module | 51 |
| Figure 4.24 | Set the Pin of the Input and the Output | 52 |
| Figure 4.25 | "Top.Ucf" the Constraint of the Module | 53 |
| Figure 4.26 | Process List in the ISE Design Suite | 55 |
| Figure 4.27 | Program the Device | 55 |
| Figure 4.28 | Lp2900 Xilinx Spartan Ii Xc2s50pq208 | 56 |
| Figure 4.29 | Input Output of the Board Use To Run the | 57 |
| | Program | |

LIST OF ABBREVIATION

| DF | - | Destination Floor |
|-------|---|-------------------------------------|
| DS | - | Elevator Door Sensor |
| FPGA | - | Field Programmable Gate Array |
| HDL | - | Hardware Description Language |
| INT | - | Initial State of Elevator |
| LED | - | Light Emitting Diode |
| LS | - | Elevator Limit Sensor |
| NCD | - | Native Circuit Description |
| NGD | - | Native Generic Database |
| PLC | - | Programmable Logic Controller |
| RF | - | Request Floor |
| RTL | - | Register Transfer Level |
| VHDL | - | VHSIC Hardware Description Language |
| VHSIC | - | Very-High-Speed Integrated Circuits |

LIST OF APPENDIX

| NO | DESCRIPTION | PAGE |
|----|---|------|
| | | (2) |
| A | CPLD/FPGA Training System Experiment Lab Manual | 63 |

| | | 02 |
|---|---|----|
| В | Program Coding for Single Module Design | 73 |

CHAPTER I

INTRODUCTION

1.1 Project Background

The project is Design and Implementation of Elevator Controller on a Field Programmable Gate Array (FPGA). This project is to design an elevator controller that can be use at any elevator system. This design is to replace the current system that uses solid-state microprocessor to control the elevator.

Elevator was build to help the people to moving from one floor to another without consume a lot of people energy. With elevator people can move faster to higher floor. Elevator controller is a device that controls the movement of the elevator. Each request from each floor will go to the controller before is start command the elevator to move. The controller will control the entire request from floor, elevator door, emergency call and the up/down movement of the elevator.

Different building have different elevator. Elevator controller will depend on elevator design, higher building will need a complex controller compare to small building with low number of floor. In my project I only focus on to design an elevator controller base on 10 floor building with one elevator.

1.2 Project Objectives

The objectives of this design are:

- i. To design and implement of elevator controller in a FPGA
- ii. To interface for the overall system according to the real elevator traffic algorithm with simple I/O interface on FPGA board

1.3 Problem Statement

The previous system of the elevator controller is solid state microcontroller. The solid state microcontroller is hard to design because the solid state microcontroller is fixed to the manufacture and the designer need to follow the pin configuration. Beside the program of solid state microcontroller is hard to upgrade and the FPGA is more easy to upgrade. If the solid state microcontroller is used, the design will need more than one chip to perform the process. If the FPGA is use the controller will be only one chip for the whole system.

1.4 Scope of Work

This project is to design and simulate an elevator controller on a FPGA. Software of Xilinx ISE Design Suite is used for designing part and ModelSim for simulating this system. The elevator controller is control for 10 floor building that can be use for 24 hours. This design takes into some elements, it is elevator gate, the display for each level at the inside and outside elevator and floor request. The scopes of work are:

- i. 10 floor building with 1 elevator
- ii. Verilog as the program language
- iii. Use simple I/O interface on FPGA board
- iv. Xilinx and Model SIM for built the program and Xilinx Spartan 2 FPGA board

1.5 Methodology



Figure 1.1: Methodology Flow Chart

Figure 1.1 shows the flow chart of the methodology to finish the project. From the finding scope of the project until the FPGA implementation. This topic will be explaining more detail in chapter III.

1.6 Report Structure

In this chapter, the report has explained about the background of the project. This chapter also has state the objective of the project and the problem statement. It also discuss about the structure of the methodology that will clearly explain in chapter 3. In this chapter, it also has state the scope of the project and how the project will design and implement.

In the second chapter, this report will clearly discuss the literature review of the project. This chapter will discuss how elevators work. The movement of elevator will be review in this chapter. This section also will discuss about the Field Programmable Gate Array (FPGA). The function and the advantage of use FPGA will clearly state in this section. In the last part of the chapter it will review some recent project about elevator.

The third chapter is methodology. This chapter will explain about the detail procedures that used to complete the project. From the finding the scope of the project until the design programming will elaborate more on this chapter.

The fourth chapter is the result and discussion of the project. This chapter will show all the result for the simulation and during the implement on the FPGA board. The result will be discussed in this chapter to explain the detail of the result and the error of the result that occur during the project.

In the last chapter, this report will give conclusion to the project and some recommendation for the future research. This chapter will include the conclusion of the project's objective and the achievement of the project during one year of project running.

CHAPTER II

LITERATURE REVIEW

2.1 Introduction

This chapter will discuss about literature review of the project. Literature review is a summary of the research of this project. In this chapter, it will clearly state what is elevator, how elevator work and explain about other thing relate to this project.

This chapter are important to the project, all research relate will be discuss in this chapter. Beside, this chapter also will make the project clearly explain. How the project work, advantage and disadvantage of the project compare to the other system.

