



UNIVERSITI TEKNIKAL MALAYSIA MELAKA
FAKULTI KEJURUTERAAN ELEKTRONIK DAN KEJURUTERAAN KOMPUTER

BORANG PENGESAHAN STATUS LAPORAN
PROJEK SARJANA MUDA II

Tajuk Projek : DESIGN OF MICROCODE MEMORY BUILT IN SELF TEST

Sesi : 2006/2007

Pengajian

Saya MOHD NOR'ASWADI BIN MOHAMMAD mengaku membenarkan Laporan Projek Sarjana Muda ini disimpan di Perpustakaan dengan syarat-syarat kegunaan seperti berikut:

1. Laporan adalah hakmilik Universiti Teknikal Malaysia Melaka.
2. Perpustakaan dibenarkan membuat salinan untuk tujuan pengajian sahaja.
3. Perpustakaan dibenarkan membuat salinan laporan ini sebagai bahan pertukaran antara institusi pengajian tinggi.
4. Sila tandakan () :

SULIT*

(Mengandungi maklumat yang berdarjah keselamatan atau kepentingan Malaysia seperti yang termaktub di dalam AKTA RAHSIA RASMI 1972)

TERHAD*

(Mengandungi maklumat terhad yang telah ditentukan oleh organisasi/badan di mana penyelidikan dijalankan)

TIDAK TERHAD

(TANDATANGAN PENULIS)

Alamat Tetap: No 39, guchil 1

18020 kuala krai, kelantan

Tarikh: 22 APRIL 2007

Disahkan oleh:

(COP DAN TANDATANGAN PENYELIA)


NOR ZAIDI B HARON

Pensyarah

Fakulti Kej Elektronik dan Kej Komputer (FKEKK),
Universiti Teknikal Malaysia Melaka (UTeM),
Karung Berkunci 1200,
Ayer Keroh, 75450 Melaka

Tarikh: 22 APRIL 2007

**“I admit that to have read this report and it has followed the scope and quality
in partial fulfilment of requirement of The Bachelor Degree of Electronic
Engineering (Electronic Industry).”**

Signature : 
Supervisor name : Mr. Nor Zaidi Haron
Date : 22 APRIL 2007

DESIGN OF MICROCODE MEMORY BUILT-IN SELF TEST


MOHD NOR'ASWADI BIN MOHAMMAD

This Report Is Submitted In Partial Fulfillment of Requirements for the Bachelor Degree of
Electronic Engineering (Electronic Industry)

**Faculty of Electronic Engineering and Computer Engineering
Universiti Teknikal Malaysia Melaka**

APRIL 2007

“Hereby the author declares that all the material presented in this thesis to be the effort of the author himself. Any kind of materials that is not the effort of the author has been state clearly in the references.”

Signature : 

Author Name : Mohd Nor'Aswadi Bin Mohammad

Date : 23 April 2007

Dedicated to:

Ma, Abah, Abang, Kakak, Adik-adik, and my beloved
friends for giving me the support .

ACKNOWLEDGEMENTS

I would like thank all of the people which are involved directly or indirectly to make sure this project become a reality. Special thanks to my supervisor Mr. Nor Zaidi bin Haron who shares his time and has give full attention to make sure my project is done successfully. I also would like to thank the contributions of my colleagues at the Universiti Teknikal Malaysia Melaka (UTeM). Without their support, this project may have not come to fruition. The continued support through all phases of this project with my parents and family, whose give fully support for the whole project. There are other thank; namely those with whom I did not have the pleasure of interacting personally, but whose contributions are extremely valuable, nevertheless.

ABSTRACT

This project is designing a Design for Test (DfT) technique to test embedded memory called Microcode Built-In Self Test (MBIST). The design is written using Very High Speed Integrated Circuit Hardware Design Language, (VHDL) based on the Microcode architecture. The architecture will be modelled using Register Transfer Level (RTL) abstraction. A simulation on two testing algorithms is implemented on this architecture. Evaluation on area and testing time of these algorithms are carried out. The area is referring to number of logic gates used to build the circuit. While, the testing time is the completion time for testing the embedded Memory. Besides that a comparison to Finite State Machine Memory Built-In Self Test (FSMBIST) architecture evaluation is performed. Lastly, The advantages of Microcode Built-In Self Test (MBIST) will be presented in another chapter below.

ABSTRAK

Projek ini ialah merekabentuk satu Teknik Reka Bentuk untuk Pengujian, (DfT) bagi menguji memori yang terbenam yang dikenali sebagai teknik senibina Mikrokod bagi Terbina dalam Pengujian Sendiri Memori, (MBIST). Rekabentuk ini ditulis menggunakan pembangunan perisian melalui perisian Very High Speed Integrated Circuit Hardware Design Language, (VHDL) berdasarkan senibina Mikrokod bagi Terbina dalam Pengujian Sendiri Memori, (MBIST). Senibina projek ini akan dimodelkan menggunakan Peniskalaan Peringkat Pemindahan Daftar, (Register Transfer Level). Dua algoritma pengujian yang diimplementasikan ke atas senibina tersebut adalah untuk proses simulasi. Penilaian ke atas kawasan dan masa pengujian bagi algoritma tersebut akan dilakukan. Kawasan pengujian merujuk kepada bilangan logik get yang digunakan dalam membina litar tersebut. Sementara bagi masa pengujian adalah masa yang diperlukan untuk menyiapkan pengujian memori yang terbenam. Di samping itu satu penilaian di laksanakan bagi menunjukkan perbezaan dengan teknik Terbina dalam Pengujian Sendiri Memori dengan Mesin Keadaan Terhingga (Finite State Machine Memory Built-In Self Test). Akhirnya, Kelebihan Mikrokod bagi Terbina dalam Pengujian Sendiri Memori, (MBIST) dibentangkan di bahagian seterusnya

CONTENTS

CHAPTER	TITLE	PAGE
	PROJECT TITLE	i
	DECLARATION	ii
	DEDICATION	iii
	ACKNOWLEDGEMENT	iv
	ABSTRACT	v
	ABSTRAK	vi
	CONTENTS	vii
	LIST OF TABLES	xi
	LIST OF FIGURES	xii
	LIST OF ABBREVIATIONS	xiv
I	INTRODUCTION	
	1.1 BACKGROUND OF PROJECT	1
	1.2 OBJECTIVE OF PROJECT	3
	1.3 SCOPE OF PROJECT	3
	1.4 METHOD OF PROJECT	4
	1.5 SUMMARY OF THESIS	5
II	LITERATURE REVIEW	6
	2.1 INTRODUCTION	6
	2.2 MEMORY FAULT MODELS	7
	2.2.1 Memory Fault Models and Test Algorithms	8
	2.2.2 Fault Models	8
	2.3 MEMORY TEST PATTERN ALGORITHMS 10	
	2.3.1 March Patterns	10
	2.3.1.1 March A	11
	2.3.1.2 March B	12
	2.3.1.3 March C	12
	2.3.1.4 March C-	13

2.3.2	MATS Patterns	13
2.3.2.1	MATS	13
2.3.2.2	MATS +	14
2.3.3	Analysis of the Memory Testing Algorithms	15
2.4	GENERIC ARCHITECTURE OF MEMORY BIST	16
2.4.1	BIST Architecture Block Diagram	17
2.4.1.1	Test Pattern Generator (TPG)	19
2.4.1.2	Output Response Analyzer (ORA)	19
2.5	BASIC BIST HIERARCHY	20
2.5.1	EXAMPLE OF TECHNIQUE	21
2.5.2	Motivation of BIST versus ATE	22
2.5.3	Comparison between BIST and ATE	23
2.5.4	Advantages and disadvantages of Memory BIST	23
2.6	BIST FOR SOC	24
2.6.1	Design for Test, (DfT) Techniques	25
2.6.1.1	Bed-of Nails and In-Circuit Testing	25
2.6.1.2	Scan Method	26
2.6.1.3	Built-In Self Test, (BIST) Technique	27
2.7	FINITE STATE MACHINE MEMORY BIST	28
2.7.1	Architecture of FSM Memory BIST	29
2.7.2	Concept of FSM based Memory BIST	30
III	METHODOLOGY	31
3.1	Introduction	31
3.2	FPGA DESIGN FLOW	33
3.3	TOP LEVEL SYSTEM DESIGN	36
3.4	SINGLE COMPONENT DESIGN	38
3.4.1	Microcode memory BIST	38
3.4.2	Architecture of Microcode	38
3.4.3	Microcode Instruction	39

3.4.4	Comparison between MMBIST and FSM BIST	41
3.5	HARDWARE DESCRIPTION LANGUAGE (HDL) DESIGN ENTRY	42
3.6	BEHAVIOUR SIMULATION	43
3.7	DESIGN SYNTHESIS	45
IV	RESULTS AND ANALYSIS	47
4.1	INTRODUCTION	47
4.2	AREA AND SPEED SYNTHESIS SUMMARY	48
4.2.1	Comparison of March C- Algorithm	48
4.2.2	Comparison of MATS Algorithm	49
4.3	TESTING TIME	51
4.3.1	Comparison of March C- Algorithm	51
4.3.2	Comparison of MATS Algorithm	52
4.3.3	Simulation waveform	53
4.3.3.1	Address generator simulation	53
4.3.3.2	Data generator simulation	53
4.3.3.3	Decod simulation	54
4.3.3.4	March minus simulation	54
4.3.3.5	Program counter simulation	55
4.3.3.6	Muxaddr simulation	55
4.3.3.7	Muxce simulation	56
4.3.3.8	Muxcncr simulation	56
4.3.3.9	Muxdata simulation	57
4.4	REGISTER TRANSFER LEVEL SCHEMATIC	57
4.5	ENTITY DESIGN FOR ALL COMPONENTS	59
4.5.1	PC (Program Counter)	59
4.5.2	March_minus	61
4.5.3	Decod	63
4.5.4	Data Generator	66
4.5.5	Comparator	67

	4.5.6	Address Generator	69
	4.5.7	Ucmbist_control	71
	4.5.8	Test Collar	74
V		CONCLUSION AND SUGGESTION	76
	5.1	INTRODUCTION	76
	5.2	CONCLUSION	77
	5.3	SUGGESTION	78
		REFERENCES	

LIST OF TABLES

NO	TITLE	PAGE
2.1	Description of the March A Pattern [5]	11
2.2	Description of the March B Pattern [5]	11
2.3	Description of the March C Pattern [5]	12
2.4	Description of the March C- Pattern [5]	12
2.5	Description of the MATS Pattern [5]	13
2.6	Description of the MATS + Pattern [5]	13
2.7	Summary of classification for Memory Test Pattern Algorithms [5]	14
2.8	The Six Test Pattern of Algorithms' Fault Coverage	14
2.9	Advantages and disadvantages of Memory BIST	22
3.1	Comparison of Two Memory BIST Controller	41
4.1	Synthesis on Area of March C- Algorithm	48
4.2	Synthesis on Speed of March C- Algorithm	49
4.3	Synthesis on Area of MATS Algorithm	49
4.4	Synthesis on Speed of MATS Algorithm	50
4.5	Testing Time between Microcode and FSM for March C- Algorithms	51
4.6	Testing Time between Microcode and FSM for MATS Algorithms	52

LIST OF FIGURES

NO	TITLE	PAGE
2.1	Scan Path Principle [simplified from 7]	7
2.2	Memory to Memory BIST Interaction	17
2.3	Basic BIST Architecture Block Diagram [5]	18
2.4	Block diagram of basic BIST hierarchy [5]	20
2.5	Basic Principle of Testing [3]	22
2.6	Scan Path Principle	27
2.7	General BIST Architecture	28
2.8	Hardwired- FSM based Memory BIST [8]	29
2.9	A Finite State Machine BIST Block Diagram [5]	31
3.1	Method of Implemented the Full of Project	41
3.2	FPGA Design Flow Block Diagram [10]	42
3.3	Design Entry Flow Block Diagram	43
3.4	Design Synthesis and Design Implement Flows Block Diagram	44
3.5	The Entire of Memory BIST Block Diagram	46
3.6	The Example of Mats Behavioral Architecture Design Entry	47
3.7	The RTL Schematic for Mats Behavioral Architecture Design Entry	47
3.8	A Microcode BIST Block Diagram [5]	49
3.9	Microcode Instruction Control [5]	50
3.10	The Process of Simulation in Xilinx ISE Software	52
3.11	The Properties of Synthesis in Xilinx ISE Software	53
4.1	Address generator test bench	60

4.2	Data generator test bench	60
4.3	Decod Test bench	61
4.4	March minus Test bench	61
4.5	<i>OE WE</i> Test bench	62
4.6	Program counter Test bench	62
4.7	Muxaddr Test bench	63
4.8	Muxce Test Bench	63
4.9	Muxcntr Test Bench	64
4.10	Muxdata Test Bench	64
4.11	Entity MATS Algorithm Design	65
4.12	MATS Algorithm Block Diagram	65
4.13	Behavioral MATS Architecture in VHDL codes	66
4.14	MATS Block Diagram Design Hierarchy	66
4.15	Behavioral Program Counter Architecture in VHDL codes	67
4.16	Program Counter	67
4.17	Program Counter RTL Schematic	68
4.18	Behavioral <i>OE WE</i> Architecture in VHDL codes	68
4.19	<i>OE WE</i>	69
4.20	<i>OE WE</i> RTL Schematic	69
4.21	Behavioral <i>March_minus</i> Architecture in VHDL codes	70
4.22	March_minus	70
4.23	March_Minus RTL Schematic	71
4.24	Behavioral <i>decod</i> Architecture in VHDL codes	72
4.25	Decod	72
4.26	Decod RTL Shematic	73
4.27	Behavioral Data Generator Architecture in VHDL codes	74
4.28	Data generator RTL Schematic	74
4.29	Behavioral Comparator Architecture in VHDL codes	75
4.30	Comparator	75
4.31	Comparator RTL Schematic	76
4.32	Behavioral address generator Architecture in VHDL codes	76

4.33	Address generator	77
4.34	Address generator RTL Schematic	77
4.35	Behavioral ucmbist_control Architecture in VHDL codes	78
4.36	Ucmbist_control	79
4.37	Ucmbist_control RTL Schematic	79
4.38	Behavioral test collar Architecture in VHDL codes	80
4.39	Test collar	81
4.40	Test collar RTL schematic	81

LIST OF ABBREVIATIONS

A

ATE - Automatic Test Equipment

B

BIST - Built-In Self Test

C

CE - Chip Enable

CF - Coupling Faults

CUT - Circuit Under Test

D

DfT - Design for Test

DRF - Data Retention Faults

F

FPGA - Field Programmable Gate Array

FSM - Finite State Machine

H

HDL - Hardware Description Language

L

LFSR - Linear Feedback Shift Register

M		
MBIST	-	Memory Built-In Self Test
MUT	-	Memory Under Test
MUX	-	Multiplexer
O		
OE	-	Read Enable
P		
PCB	-	Printed Circuit Board
R		
RAM	-	Random Access Memory
ROM	-	Read Only Memory
RTL	-	Register Transfer Level
S		
SAF	-	Stuck At Faults
SoC	-	System on Chip
SRAM	-	Static Random Access Memory
T		
TF	-	Transition Faults
TPG	-	Test Pattern Generator
V		
VHDL	-	Very High Speed Integrated Circuit Hardware Description Language
W		
WE	-	Write Enable

CHAPTER I

INTRODUCTION

1.1 BACKGROUND OF PROJECT

Design for Test, (DfT) is a philosophy to overcome the complete product testing problem. Built-In Self Test (BIST) is the one of technique used in this philosophy. Built-in self-test (BIST) techniques enable an integrated circuit (IC) to test itself. BIST reduces test and maintenance costs for an IC by eliminating the need for expensive test equipment and by allowing fast location of failed ICs in a system. BIST also allows an IC to be tested at its normal operating speed which is very important for detecting timing faults. Despite all of these advantages, BIST has seen limited use in industry because of area and performance overhead and increased design time.

According to the Memory Built-In Self Test, (MBIST) technique, the embedded memories becoming a major part in System on Chip (SoC). The density of this component is bigger and larger to due the number of data to be stored. However, the increase in circuit complexity is cause the embedded memories testing more challenging. Among the problem encountered while testing the memories are:

- i) Controllability of the logic elements problem. The Controllability is to produce any desired values on the internal signal of the circuit by applying an appropriate test vector input combination to the primary inputs.
- ii) Observability of the logic elements problem. The observability is any internal signal can be propagated to a primary output for comparison with an expected value by the application of an appropriate primary input combination.
- iii) Insufficient fault coverage in the embedded memory testing.
- iv) The increasing testing data to be stored and analysed.
- v) New sophisticated and expensive testers are needed to test the embedded memory.
- vi) Tomorrow's memories cannot be tested by today's testers. New version of memories one invented everyday. The tester cannot cope with the new fault that might be occurred.

1.2 OBJECTIVE OF PROJECT

The objectives of the project are:

- i) To Study Design for Test (DfT) techniques to test embedded memory.
- ii) To know the latest techniques to gain knowledge.
- iii) Learn the way to design a logic circuit using Very High Speed Integrated Circuit Hardware Description Language (VHDL) software.
- iv) To Design a MMBIST “*Microcode Memory Built in Self Test*” using VHDL.
- v) To simulate, synthesis and verify the design.
- vi) To evaluate the area and time based on the implementation of the algorithms.

1.3 SCOPE OF PROJECT

There are the scopes of the project:

- i) Software-based project which is to design *Microcode Memory Built in Self Test* (MMBIST) architecture for testing embedded memory.
- ii) Implementation of two memory testing algorithms as *Microcode Memory Built in Self Test* (MMBIST) controller.
- iii) Evaluation the area and time based on the implementation of the algorithms.
- iv) Target completion is simulation on fault SRAM Memory.
- v) This result will be compared with student which done the title “*Design of Finite State Machine Memory Built-in Self Test*(FSM BIST)”

1.4 METHOD OF PROJECT

The first what we done is we find a title of project which this project will be given from my supervisor En.Noor Zaidi bin Haron. Then we will find and read also understand the literature of this project which we find journal website *IEEE*, the latest and newest technique to test embedded memory.

Several steps are gone through in completing this design. Firstly, make some study is made understood the overall specification of the project. Reading on the past journals and books is done to gain the knowledge for achieving the objectives.

By referring the information and data obtained through the study, the overall functional block diagram of the *Microcode Built in Self Test* controller is sketched using the top-down level design. This is a design technique that starts with the highest level of an idea to block diagram and works its way down the single component in block diagram. From that, the state diagram of the algorithms MBIST controller is derived and translated in VHDL programming. The VHDL program is checked it syntax to ensure error free.

After that, the program is simulated by testing fault SRAM Memory to verify the functionality of the design. Lastly, the designs are synthesized its area and time testing for each algorithms is used. Note that, some iteration processes are performed during VHDL programming, syntax checking, simulation and synthesized in meeting the task.

1.5 SUMMARY OF THESIS

This thesis consists of five chapters what describes in detail and clearly about this project. Chapter one is an introduction of the entire of the project. They are including with importance of this project and motivation of the projects. Besides, the problem statement, objective, scope and overview method of project are discussed in this chapter.

Chapter two will discuss the study and all the information that are related to this project. Each the fact and data are gathered through the different source of references in order to choose the best algorithm to implement in this project.

Chapter three will be explaining the methodology of implemented in this project in detail. Introduction to Xilinx ISE 7.1i and ModelSim XE III 6.0a are presented in this chapter.

The results obtained on this project are given in chapter four. Analysis all the test bench also described. In this chapter I also include all the waveform simulation that I have done.

Last chapter in this thesis, which conclude the project and some suggestion are given. Besides that, I have included the knowledge which I have learnt and have understood in this project.

CHAPTER II

LITERATURE REVIEW

2.1 INTRODUCTION

In this chapter, explains about theory and concept of the entire project. Literature review on past journals is done to understand the memory fault models and memory test pattern algorithms which are presented first in this chapter. Design techniques will be presented in this chapter. Two MBIST architectures are also briefly explained in following section. The architectures are Microcode MBIST and Finite State Machine are commonly has their own characteristics. After that, comparison will carry out from both of MBIST architectures.