

**DESIGN AND CHARACTERIZATION OF BIAXIAL STRAINED SILICON
N-CHANNEL METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT
TRANSISTOR (MOSFET)**

NORAZIAN BINTI MD SUKARDI

UNIVERSITI TEKNIKAL MALAYSIA MELAKA (UTeM)

DESIGN AND CHARACTERIZATION OF BIAxIAL STRAINED SILICON
N-CHANNEL METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT
TRANSISTOR (MOSFET)

NORAZIAN BINTI MD SUKARDI

A thesis submitted in partial fulfillment of the requirements for the award of the
degree of Bachelor of Electronic Engineering (Computer Engineering)

Faculty of Electronic and Computer Engineering
Universiti Teknikal Malaysia Melaka (UTeM)

MAY 2011



UNIVERSITI TEKNIKAL MALAYSIA MELAKA
FAKULTI KEJURUTERAAN ELEKTRONIK DAN KEJURUTERAAN KOMPUTER

BORANG PENGESAHAN STATUS LAPORAN
PROJEK SARJANA MUDA II

Tajuk Projek : DESIGN AND CHARACTERIZATION OF BIAXIAL STRAINED SILICON N
CHANNEL METAL – OXIDE – SEMICONDUCTOR FIELD – EFFECT –
TRANSISTOR (MOSFET)
Sesi Pengajian : 2010 /2011

Saya
 NORAZIAN BINTI MD SUKARDI
 (HURUF BESAR)

mengaku membenarkan Laporan Projek Sarjana Muda ini disimpan di Perpustakaan dengan syarat-syarat kegunaan seperti berikut:

1. Laporan adalah hakmilik Universiti Teknikal Malaysia Melaka.
2. Perpustakaan dibenarkan membuat salinan untuk tujuan pengajian sahaja.
3. Perpustakaan dibenarkan membuat salinan laporan ini sebagai bahan pertukaran antara institusi pengajian tinggi.
4. Sila tandakan (\checkmark) :

SULIT*

(Mengandungi maklumat yang berdarjah keselamatan atau kepentingan Malaysia seperti yang termaktub di dalam AKTA RAHSIA RASMI 1972)

TERHAD*

(Mengandungi maklumat terhad yang telah ditentukan oleh organisasi/badan di mana penyelidikan dijalankan)

TIDAK TERHAD

Disahkan oleh:

 (TANDATANGAN PENULIS)

 (COP DAN TANDATANGAN PENYELIA)

Alamat Tetap: NO. 46 JLN KEBUN NENAS 2P/KS.7

BANDAR PUTERA, 41000 KLANG

Tarikh: 3 MAY 2011

Tarikh:

*CATATAN: Jika laporan ini SULIT atau TERHAD, sila lampirkan surat daripada pihak berkuasa/organisasi berkenaan dengan menyatakan sekali tempoh laporan ini perlu dikelaskan sebagai SULIT atau TERAD.

I declare that this thesis entitled “*Design and Characterization of Biaxial Strained Silicon N-Channel Metal-Oxide-Semiconductor Field-Effect-Transistor (MOSFET)*” is the result of my own original writing except the quotation and summaries that cited clearly in the references.

Signature :

Name : Norazian binti Md Sukardi

Date : 3 May 2011

“I hereby declare that I have read this thesis and in my opinion this thesis is sufficient in terms of scope and quality for the award of the degree of Bachelor of Electronic Engineering (Computer Engineering)”

Signature :

Name of Supervisor : En. Zul Atfyi Fauzan bin Mohammed Napiah

Date :

This thesis is dedicated to

My family for their supports
and guide me throughout my academic career

ACKNOWLEDGEMENT

First and foremost, I would like to express my heartily gratitude to my supervisor, Mr. Zul Atfyi Fauzan bin Mohammed Napiah for the guidance and enthusiasm given throughout the progress of this project.

My appreciation also goes to my family who has been so supportive mentally and financially throughout this project and also providing me the opportunity to study in UTeM and provide support in terms of spirit and financial. I would not been able to further my studies to this level without them.

Nevertheless, my great appreciation dedicated to my friends and FKEKK member and those whom involve directly or indirectly with this project. There is no such meaningful word than.....Thank You So Much.

Last but not least I would like to thank all the members of Electronic and Computer Engineering Faculty for providing this course and giving this golden chance to take an in depth knowledge on nanotechnology.

ABSTRACT

For the high demand of faster and smaller electronic devices, the researchers and semiconductor manufacturers are putting a lot of effort to face the difficulties and challenges of improving of the performance of the semiconductor devices from the conventional one. One of the solutions is to apply strained silicon alternative to the conventional devices so that the structure of the MOSFET is not totally changed but the device performances are improved. In order to increase the mobility and the speed of the electronic devices, semiconductor technology researchers face the limitations such as short channel effect in MOSFET device as it is unavoidable in scaling. The aim of this project is to conduct research on the biaxial strained silicon NMOS. Technology Computer Aided Design (TCAD) tool from Silvaco's International® was used to simulate the structure designed in this project. Silvaco's DevEdit software will be used to design a structure of MOSFET according to the steps, ATHENA software will virtually fabricate the MOSFET according to the steps and commands given, while Silvaco's ATLAS software was used to obtain its characteristics. The characteristics and result analysis such as transfer characteristics ($I_d - V_{gs}$), subthreshold curves ($\log I_d - V_{gs}$), output characteristics ($I_d - V_{ds}$) and the variation of SiGe thickness analysis in biaxial strained silicon NMOS were done to compare with the conventional NMOS. Results analyzed in this project show the biaxial strained silicon NMOS give better electrical performance compared to the conventional NMOS in term of enhance mobility, lower resistance and power consumption.

ABSTRAK

Bagi memenuhi permintaan tinggi terhadap peranti elektronik yang cepat dan kecil, para penyelidik dan pengilang semikonduktor berusaha untuk menghadapi cabaran ini. Hal ini disebabkan peningkatan prestasi peranti semikonduktor daripada yang konvensional merupakan satu tugas yang sukar. Salah satu penyelesaian bagi masalah ini adalah dengan menambah satu lapisan silikon tegang ke dalam MOSFET konvensional supaya struktur MOSFET tidak berubah dengan sepenuhnya, tetapi prestasi elektrikinya bertambah baik. Selain itu, kajian terhadap peningkatan dalam mobiliti dan kepantasan peranti elektronik telah dilaksanakan oleh penyelidik teknologi semikonduktor kini bagi melepasi batasan dalam MOSFET, contohnya, kesan saluran pendek yang tidak boleh dielakkan semasa penskalaan. Tujuan projek ini adalah untuk mengkaji dwipaksi silikon tegang NMOS. *Technology Computer Aided Design (TCAD)* dari *Silvaco's International*® digunakan dalam projek ini untuk mensimulasi struktur yang dibina. Perisian *Silvaco's DevEdit* digunakan untuk membuat lakaran struktur MOSFET sebelum struktur sebenar dibuat, *ATHENA* pula digunakan untuk fabrikasi MOSFET berdasarkan langkah dan arahan yang diberi, manakala perisian *ATLAS* digunakan untuk mendapat pencirian elektrikinya. Pencirian dan analisis keputusan seperti pencirian pemindahan ($I_d - V_{gs}$), lengkungan subthreshold ($\log I_d - V_{gs}$), pencirian keluaran ($I_d - V_{ds}$) dan analisis saiz SiGe mengikut ketebalan di dalam NMOS tegangan silikon dwipaksi dilakukan untuk membandingkannya dengan NMOS konvensional. Analisis keputusan yang diperolehi NMOS tegangan silikon dwipaksi mempunyai prestasi yang lebih baik berbanding dengan NMOS konvensional dari segi peningkatan mobiliti, pertahanan yang lebih rendah dan juga kurang pengambilan kuasanya.

TABLE OF CONTENT

CHAPTER	TITLE	PAGE
	DECLARATION	iii
	SUPERVISOR DECLARATION	iv
	DEDICATION	v
	ACKNOWLEDGEMENTS	vi
	ABSTRACT	vii
	ABSTRAK	viii
	TABLE OF CONTENT	ix
	LIST OF TABLES	xiii
	LIST OF FIGURES	xiv
	LIST OF ABBREVIATIONS	xvii
	LIST OF SYMBOLS	xviii
	LIST OF APPENDICES	xix
I	INTRODUCTION	
	1.1 Background	1
	1.2 Problem Statement	2
	1.3 Objectives	3
	1.4 Scope	3
	1.5 Summary of Work	4
	1.6 Thesis Outline	4
II	LITERATURE REVIEW	
	2.1 Introduction	6

2.2	Overview of MOSFET	6
2.3	Planar MOSFET	11
2.4	Short Channel Effect	13
	2.4.1 Drain induced barrier lowering (DIBL)	14
	2.4.2 Velocity saturation	16
	2.4.3 Capacitance – Voltage characteristics	16
2.5	Introduction to Strained Silicon MOSFET	17
2.6	Theory and Concept of Strained Silicon MOSFET	17
2.7	Uniaxial and Biaxial Strained Silicon MOSFET	19
	2.7.1 Substrate strain (Uniaxial Strain)	21
	2.7.2 Process-induced Strain (Biaxial Strain)	21
2.8	Advantages of Strain Silicon MOSFET	23
	2.8.1 Delay the need for new gate stack materials.	23
	2.8.2 Enhance Mobility	23
	2.8.3 Lower resistance and power consumption	23
2.9	Transfer Characteristics ($I_d - V_{gs}$)	24
2.10	Subthreshold Curves ($\log I_d - V_{gs}$)	25
2.11	Output Characteristics ($I_d - V_{ds}$)	27

III PROJECT METHODOLOGY

3.1	Methodology	29
3.2	Methodology Flowchart	31
3.3	TCAD software – Silvaco International	32
	3.3.1 The Need for Simulation Tools	32
	3.3.2 Introduction to TCAD Simulation Software	33
	3.3.2.1 DeckBuild: Interactive	34
	Deck Development and Runtime Environment	
	3.3.2.2 Tonyplot: 1D/2D	35
	Interactive Visualization Tool	
	3.3.2.3 DevEdit: Structure and Mesh editor	36

IV DESIGN OF STRAINED SILICON N-CHANNEL MOSFET

4.1	DevEdit – Design device structure	38
4.1.1	Step by step on Process Simulation	38
4.2	Fabricate flow of Strained Silicon N-Channel MOSFET	55
4.3	ATHENA - Fabricate Steps of Biaxial Strained Silicon NMOS	56
4.3.1	Initial Grid and Substrate Material Establishment	56
4.3.2	Adding Epitaxy Layer	57
4.3.3	Silicon and Silicon Germanium Deposition	58
4.3.4	Gate Oxidation	58
4.3.5	Polysilicon Gate Deposition and Patterning	59
4.3.6	Spacer Oxide Deposition and Etching	60
4.3.7	Source/Drain Ion Implantation and Annealling	61
4.3.8	Metallisation and Contact Windows Patterning	63
4.3.9	Structure Reflection	64
4.4	Structure of Biaxial strained Silicon NMOS	64
4.5	Structure Comparison	66

V CHARACTERIZATION OF BIAxIAL STRAINED SILICON NMOS

5.1	ATLAS – Device Simulation Framework	67
5.2	Device Characterisation using ATLAS simulation	68
5.2.1	Step by Step on device simulation	70
5.3	Transfer Characteristics ($I_d - V_{gs}$)	76
5.3.1	Analysis from DevEdit	76
5.3.2	Analysis from ATHENA	80
5.4	Subthreshold curves ($\log I_d - V_{gs}$)	82
5.4.1	Analysis from DevEdit and ATHENA	82
5.5	Output Characteristics ($I_d - V_{ds}$)	86
5.5.1	Analysis from DevEdit and ATHENA	86
5.6	Results and Discussion Summary	88

VI CONCLUSION AND SUGGESTIONS

6.1	Conclusion	91
6.2	Suggestions for further study	91

REFERENCES	93
-------------------	-----------

APPENDIX A	95
APPENDIX B	98
APPENDIX C	101
APPENDIX D	103
APPENDIX E	106
APPENDIX F	109

LIST OF TABLES

NO	TITLE	PAGE
2.1	Type of stress needed for enhanced carrier mobility	20
5.1	Threshold voltage versus drain voltage in different channel lengths	78
5.2	Threshold voltage versus drain voltage in different thickness of Strained NMOS	79
5.3	Threshold voltage versus drain voltage in 120 nm using ATHENA	82

LIST OF FIGURES

NO	TITLE	PAGE
2.1	Technology and transistor features size and transistor cost versus year	7
2.2	NMOS structure	8
2.3	Schematic view of a MOS capacitor	8
2.4	MOSFET operation in cut - off region when $V_{gs} < V_t$	9
2.5	MOSFET operation in linear region when $V_{gs} > V_t$, small V_{ds}	10
2.6	MOSFET operation in linear region when $V_{gs} > V_t$, large V_{ds}	10
2.7	MOSFET operation view in $I_d - V_{ds}$ relationship	11
2.8	Basic structure of MOS	12
2.9	Formation of the MOS structure	12
2.10	Structure of NMOS	13
2.11	Short channel effect in MOSFET	14
2.12	Output characteristics, $\log I_d - V_{gs}$ curve for DIBL	15
2.13	Strained Silicon layer process	18
2.14	Electron path gets shorter and move faster in strained silicon	19
2.15	(a) Biaxial and (b) its direction of tensile-stressed MOSFET	20
2.16	Schematic features of various process straining technologies	22
2.17	Transfer Characteristics ($I_d - V_{gs}$)	25
2.18	Depletion region of an NMOS	25
2.19	(a) $I_d - V_{gs}$ curve and (b) inverse $I_d - V_{gs}$ that shows subthreshold slope, S	27
2.20	Output Characteristics ($I_d - V_{ds}$) of MOSFET	28
2.21	Measured Characteristic Curves for 2N7000	28
3.1	Methodology Flowchart	31

3.2	Silvaco's product used in this project	34
4.1	Command terminal on DevEdit	39
4.2	DevEdit base window display	39
4.3	Resize work area	40
4.4	Silicon base region	40
4.5	Selecting set base impurities for silicon base region	41
4.6	Silicon region	42
4.7	Adding a silicon oxide region	43
4.8	Selecting set base impurities for silicon oxide region	43
4.9	Silicon oxide region	44
4.10	Adding a source region	45
4.11	Adding a drain region	45
4.12	Source and drain region	46
4.13	Adding a SiGe region	47
4.14	Selecting set base impurities for SiGe region	47
4.15	SiGe region	48
4.16	Adding a gate region	49
4.17	Selecting set base impurities for gate region	49
4.18	Gate region	50
4.19	Adding impurities for source region	51
4.20	Impurities for source region	51
4.21	Adding impurities for drain region	52
4.22	Impurities for drain region	53
4.23	Mesh example	53
4.24	Saving commands	54
4.25	Saving structure	55
4.26	Flowchart of fabricate the biaxial Strained silicon NMOS	56
4.27	Epitaxy layer and substrate	58
4.28	Deposition of oxide layer	59
4.29	Polysilicon gate deposition and patterning	60
4.30	Source/drain region implanted into the substrate of device	62
4.31	Metallisation	63
4.32	Complete structure of Biaxial Strained Silicon NMOS in contour view	64
4.33	(a) Full structure of strained silicon NMOS and (b) the	65

	measurement of effective channel length	
4.34	The structure for (a) Conventional NMOS (b) Strained Silicon NMOS	66
5.1	Inputs and Outputs of ATLAS	68
5.2	File links in ATLAS	69
5.3	Order of Statement in ATLAS simulation	69
5.4	Command terminal on ATLAS	70
5.5	Deckbuild window display	71
5.6	$I_d - V_{gs}$ curve	71
5.7	Exporting the $I_d - V_{gs}$ curve	72
5.8	$I_d - V_{ds}$ curve first appearance	73
5.9	$I_d - V_{ds}$ curve with tonyplot display XY graph	74
5.10	Exporting the $I_d - V_{ds}$ curve	74
5.11	Deckbuild output window	75
5.12	Text editor window to find V_t	75
5.13	$I_d - V_{gs}$ for strained and NMOS 0.1 V with different channel length	77
5.14	Graf $I_d - V_{gs}$ for different thickness of strained silicon NMOS	79
5.15	$I_d - V_{gs}$ plot for strained silicon NMOS and conventional NMOS	81
5.16	Subthreshold curves of strained silicon NMOS and conventional NMOS at $V_{ds} = 0.1$ V from DevEdit.	83
5.17	Subthreshold curves at $V_{ds} = 0.1$ V, 0.4 V and 1.0 V for strained silicon NMOS and conventional NMOS from ATHENA.	84
5.18	Subthreshold curves for thickness of strained silicon NMOS	85
5.19	Output characteristics between strained silicon NMOS and Conventional NMOS from DevEdit.	86
5.20	Output characteristics between strained silicon NMOS and Conventional NMOS from ATHENA	87
5.21	Output characteristics for the thickness of strained silicon NMOS from DevEdit.	88

LIST OF ABBREVIATIONS

CMOS	-	Complementary Metal Oxide Semiconductor
Ge	-	Germanium
MOSFET	-	Metal-Oxide-Semiconductor Field Effect Transistor
nm	-	nanometer
NMOS	-	N-channel MOSFET
PMOS	-	P-channel MOSFET
SiGe	-	Silicon-Germanium
DIBL	-	Drain-Induced Barrier Lowering
SiGe	-	Silicon-Germanium
SOI	-	Silicon On Insulator
SSOI	-	Strained Silicon-On-Insulator
TCAD	-	Technology Computer Aided Design
VLSI	-	Very Large Scale Integrated Circuits
C-V	-	Capacitance Voltage
DC	-	Direct Current

LIST OF SYMBOLS

I_d	-	Drain Current
V_{ds}	-	Drain-To-Source Voltage
V_{gs}	-	Gate-To-Source Voltage
V_t	-	Threshold Voltage
L_{eff}	-	Effective Channel Length
S	-	Subthreshold Curves
W	-	Width Of Transistor
C	-	Capacitance

LIST OF APPENDICES

NO	TITLE	PAGE
A	ATHENA INPUT FILE: FABRICATION of BIAXIAL STRAINED SILICON NMOS	95
B	ATLAS INPUT FILE: $I_d - V_{gs}$ CHARACTERISTICS of BIAXIAL STRAINED SILICON NMOS	98
C	ATLAS INPUT FILE: $I_d - V_{ds}$ CHARACTERISTICS of BIAXIAL STRAINED SILICON NMOS	101
D	ATHENA INPUT FILE: FABRICATION of CONVENTIONAL NMOS	103
E	ATLAS INPUT FILE: $I_d - V_{gs}$ CHARACTERISTICS of CONVENTIONAL NMOS	107
F	ATLAS INPUT FILE: $I_d - V_{ds}$ CHARACTERISTICS of CONVENTIONAL NMOS	109

CHAPTER I

INTRODUCTION

This project use SILVACO TCAD tools to design MOSFET structure process and device simulation. The background of the study is thoroughly elaborated. This chapter also outlined on the objectives and scope of the research.

1.1 Background

More than 30 years, the MOSFET have continually been scale down in size in channel length from micrometers to sub - micrometers and then to sub - micrometers range following Moore's Law. The channel length of MOSFET is reduced from 100 nm to 45 nm. The size reduction of the device makes great improvement to MOSFET operation.

Nowadays, many researchers have been done to improve the performance of the device in obtaining higher speed, low power consumption, low cost and smaller device. There a new techniques that are study in the present time to improve the MOSFET such as double gate MOSFET, vertical MOSFET, silicon on insulator and many more.

The Metal–Oxide–Semiconductor Field-Effect Transistor (MOSFET) is a voltage controlled device used to amplify electronic signals or acted as a switch. The MOSFET includes a channel of n-type or p-type semiconductor material and is accordingly called an NMOSFET or a PMOSFET (also commonly NMOS or PMOS). It is one of the most common transistors used in both analog and mixed-signal circuits for advanced integrated circuit (IC) design. MOSFET has the advantages which the switching time is about 10 times faster than a bipolar transistor, very much smaller switching current, and less affected by temperature when compared to bipolar transistor [1].

Silicon-Germanium or SiGe is a general term for the alloy $\text{Si}_{1-x}\text{Ge}_x$ which consists of any molar ratio of silicon and germanium. It is commonly used as a semiconductor material in integrated circuits (ICs) for hetero junction bipolar transistors or as a strain-inducing layer for CMOS transistors. Strained SiGe MOSFET extends the fundamental scaling limit which causes short channel effect. The 4.2% lattice mismatch between Si and SiGe layer are used to create strained layer to enhance the carrier transport in the MOSFET's channel [2]. Strained silicon MOSFET has been known for increasing speed, mobility and reducing power consumption of traditional MOSFET [3]. In this project, biaxial strained silicon n-channel MOSFET has been selected to be studied. N-type transistor is more significant in biaxial tensile strain compared to uniaxial tensile strain and conventional MOSFET (as control device) [4]. Thus, this supports the studies of this project to be done on biaxial strained silicon NMOS.

1.2 Problem Statement

The phenomenon of obtaining high demand for faster and smaller MOSFET devices in semiconductor technology has led to develop strained silicon in the conventional MOSFET. As the MOSFET technology is approaching nano scaling, short channel effect becomes more considerable as the channel length is reduced. Thus, the strained silicon layer is introduced into conventional MOSFET to improve the performance of the device without reducing the channel length.

Besides, the cost to obtain optimized semiconductor device through fabrication process to perform experimental analysis is quite high due to the repeating process. The cost is also involving the purchase of expensive electrical fabricating and testing equipment. Therefore, Technology Computer Aided Design (TCAD) software is used for the process and device simulations of the devices in this project (e.g. DEVEDIT, Silvaco's International ATHENA and ATLAS simulation software).

1.3 Objectives

The general and specific objectives of this project can be summarized as below:

- (i) To conduct literature research on the differences between uniaxial and biaxial strained silicon NMOS.
- (ii) To design and fabricate biaxial strained silicon NMOS using ATHENA.
- (iii) To obtain the characteristics of the biaxial strained silicon NMOS designed and compare with the conventional MOSFET.
- (iv) To conclude the characteristics of biaxial strained silicon NMOS by including the theoretical statements and mathematical calculations.

1.4 Scope

This project studied the characteristics of biaxial strained silicon NMOS that is modified from conventional MOSFET. Design and fabrication of biaxial strained silicon NMOS was done using Silvaco's ATHENA software while device simulation (characterization) was done using ATLAS software.

From the project, the required parameters of every fabrication steps and the order of fabrication steps are very important to ensure a proper MOSFET device was fabricated. On the other hand, it also highlighted some MOSFET characteristics that need to be studied before entering the circuit design level, such as transfer

characteristics ($I_d - V_{gs}$), subthreshold curves ($\log I_d - V_{gs}$) and output characteristics ($I_d - V_{ds}$).

1.5 Summary of Work

This project will be carried out in two semesters. The first part of the project is done in the first semester where the understandings of literature review and methodology that will use are done. Gathering information is needed in order to understanding the concept of this research and the process to design it. Most of the information is obtained from articles and journal that can be downloading from the Institute of Electrical and Electronic Engineering (IEEE) website. Next, for second semester the research continues with design the structure, fabricated and simulates the devices and analyzes the result.

1.6 Thesis Outline

This thesis consists of six chapter. The first chapter provides an introduction for this project to readers. This includes the background, problem statement, objectives, scope and summary of work. The second chapter contains literature review, theory and information about strain silicon MOSFET and other relevant researches conducted by research institutes and universities around the world.

The research activities and methods employed in this project will be discussed in detail in Chapter III. This chapter explain the flow of this project from the very beginning of the data collection until the acceptable results. It also introduces the TCAD tools to readers which is DevEdit, ATHENA and ATLAS software.

Chapters IV discuss the step by step explanations on the development of the strained silicon NMOS using DevEdit and fabrication process using ATHENA. The characterization of biaxial strained silicon NMOS employed in detail in Chapter V. Chapter V shows the results that obtained from the process simulation of the device

structure using the ATLAS tools. The data and results are analyzed and discussed in this chapter. Analysis from transfer characteristics, subthreshold curves and output characteristics are also discussed in this chapter.

Finally, Chapter VI is the conclusion and suggestions for this project. More importantly, this chapter compares the results analysis with the objectives of this project in order to determine the achievements of this project.