

raf

TK7872.C8.H35 2008.



0000063056

Design a compesator for DC-DC converter / Hamidon
Paizal Ahmad Puad.

DESIGN A COMPENSATOR FOR DC-DC CONVERTER

HAMIDON PAIZAL BIN AHMAD PUAD

MAY 2008

DESIGN A COMPENSATOR FOR DC-DC CONVERTER


HAMIDON PAIZAL BIN AHMAD PUAD

This report is submitted in partial fulfillment of the requirements for the
Bachelor of Electrical Engineering (Industrial Power)


FACULTY OF ELECTRICAL ENGINEERING
UNIVERSITI TEKNIKAL MALAYSIA MELAKA

May 2008

“I hereby declared that I have read through this report and found that it has comply the partial fulfillment for awarding the degree of Bachelor of Electrical Engineering (Industrial Power)”

Signature : 
Supervisor's Name : AZZIDIN MOHAMAD RAZALI
Date : 9/5/08

"I hereby declared that this report is a result of my own work except for the excerpts that have been cited clearly in the references."

Signature : 
Name : *Hamidon Faizal Ahmad Puael*
Date : *9-5-08*

ACKNOWLEDGEMENTS

بِسْمِ اللَّهِ الرَّحْمَنِ الرَّحِيمِ
نحمد الله العلي العظيم ونصلي على رسوله الكريم

First for all, I'm express my deepest thank and gratitude to Allah SWT who gave me spirit and soul throughout the duration of my final year project. Endless appreciation and gratitude to my supervisor, Mr. Azziddin Mohamad Razali who tolerated from the beginning of the report to the completion. However, special thanks must first go to my family, who over the duration has been neglected even ignored, during my deepest concentrations.

Secondly, it is therefore difficult to name all the people who have directly or indirectly helped me in this effort; an idea here and there may have appeared insignificant at the time but may have had a significant causal effect. In addition, deeply acknowledge who involved directly and indirectly for their never ending encouragement, moral support and patience during the duration of final year project. For all your advice and encouragement, this thesis is gratefully dedicated to my family and my friends. Thank you very much for your continuous support and effort towards the publication of this thesis.

Last but not least, I take this opportunity to dedicate this thesis for all electrical engineering students. All suggestions for further improvement of this thesis are welcome and will be gratefully acknowledged.

Thank You

ABSTRACT

An open-loop DC-DC converter cannot regulate its output voltage due to varies in input voltage or changes at load. Compensator is used to overcome this problem so that the converter will produce a stable output voltage. This project presents a UC3525A IC based analog control design and implementation. The aim of this project is to develop loop compensation. For this purpose, the basic circuit configuration used is the buck converter. By the way, loop compensation frequency domain responses analysis and design process for a compensator is presented using MATLAB package. Within the aim to increases the loop phase, Type 3 compensator is used because the phase margin of the open loop DC-DC converter is less than the desired closed loop phase margin at the desired crossover frequency. The compensator block is responsible for providing sufficient gain to make the output voltage very nearly equal to the reference voltage (times a constant) and sufficient phase margin so that the output voltage doesn't ring or oscillate in response to a load step. At the same time, too much phase margin will cause the output voltage to respond too slowly to a load step. Finally, MATLAB based analog control design approaches presented here are finally validated with multiple test results from a prototype converter.

ABSTRAK

Penukar AT-AT gelung buka atau *open loop DC-DC converter* lazimnya tidak dapat mengatur voltan keluarannya disebabkan perubahan pada voltan masukan dan beban. Oleh itu, Pemampas atau *compensator* digunakan untuk mengatasi masalah tersebut dimana akan menghasilkan voltan keluaran yang stabil. Projek ini melibatkan rekebentuk dan pelaksanaan kawalan analog pada litar bersepadu UC 3525A. Objektif projek ini adalah merekabentuk gelung pampasan atau *compensation loop*. Litar asas yang digunakan adalah penukar langkah turun atau *buck converter*. Perisian simulasi MATLAB digunakan untuk membuat analisa terhadap sambutan domain frekuensi dan proses mereka bentuk gelung pampasan. Oleh kerana itu, pemampas tahap 3 digunakan untuk meningkatkan fasa gelung kerana jidar fasa atau *phase margin* penukar AT-AT gelung buka adalah rendah / kurang berbanding dengan jidar fasa gelung tertutup di frekuensi lintas atau *crossover frequency* yang dikehendaki. Gelung pampasan akan memastikan voltan keluaran adalah sama dengan voltan rujukan melalui penghasilan gandaan voltan dan jidar fasa dimana sambutan voltan keluaran tidak akan berayun pada langkah beban. Dalam masa yang sama, jidar fasa gelung tertutup yang terlalu tinggi akan menyebabkan sambutan voltan keluaran yang perlahan pada langkah beban. Seterusnya, pendekatan rekebentuk dan pelaksanaan kawalan analog MATLAB akan digunakan dalam perkakasan dengan beberapa siri analisa, eksperimen dan ujian.

LIST OF CONTENTS

| | Pages |
|--|-------|
| ACKNOWLEDGEMENTS | i |
| ABSTRACT (ENGLISH) | ii |
| ABSTRAK (MALAY) | iii |
| LIST OF CONTENTS | iv |
| LIST OF FIGURES & TABLES | vii |
| LIST OF ABBREVIATIONS & SYMBOLS | x |
| | |
| CHAPTER 1: INTRODUCTION | 1 |
| 1.1 Project Objectives | |
| 1.2 Problem Statements | |
| 1.3 Scope of Works | |
| 1.4 Project Methodology | |
| | |
| CHAPTER 2 : LITERATURE REVIEW | 9 |
| 2.1 DC-DC Converter | |
| 2.2 Buck Power Stage Steady-State Analysis | |
| 2.3 The Advantage and Disadvantage of Buck Converter | |
| 2.4 Application of Buck Converter | |
| 2.5 Power Transistor | |
| 2.6 The Advantage and Disadvantage of MOSFET | |
| 2.7 Filter Circuit | |
| 2.8 Pulse Width Modulation (PWM) Circuit | |
| 2.9 Snubber Circuit | |

| | |
|--|-----------|
| CHAPTER 3: FEASIBILITY STUDIES & SIMULATION STAGE | 17 |
| 3.1 Designing Buck Converter | |
| 3.2 Linearization | |
| 3.3 Small Signal Averaged Converter Circuit | |
| 3.4 Obtaining Transfer Function | |
| 3.5 Analysis on Buck Open Loop Circuit | |
| 3.6 Type 3 Compensator | |
| 3.7 Design Procedure of Compensator | |
| 3.8 Applying Disturbance | |
| | |
| CHAPTER 4: PROTOTYPE DEVELOPMENT | 47 |
| 4.1 Practical Consideration | |
| 4.2 Type 3 Compensator Design Prototype Consideration | |
| 4.3 Circuit Using UC3525A IC | |
| 4.4 Component List | |
| 4.5 Circuit Test | |
| 4.6 Testing Equipment | |
| | |
| CHAPTER 5: PROTOTYPE STUDIES & RESULTS | 65 |
| 5.1 Buck Converter Compensator Circuit Using IC UC3525A | |
| 5.2 Prototype Test Performance | |
| 5.3 Load Transient Response Analysis | |
| 5.4 Discussion | |
| 5.5 Project cost | |
| | |
| CHAPTER 6: CONCLUSION | 78 |
| 6.1 Discussion | |
| 6.2 Suggestion | |

| | |
|-----------------------------|----|
| REFERENCE | 81 |
| APPENDIX | 82 |
| A – UC3525A IC Data Sheet | |
| B – BUZ10 MOSFET Data Sheet | |

LIST OF FIGURES & TABLES

| | Pages |
|--|-------|
| Figure 1.1: Project Block Diagram | 1 |
| Figure 1.2: Project Work Flow | 5 |
| Figure 1.3: Project Gantt Chart | 6 |
| Figure 2.1: A DC-DC Converter System | 9 |
| Figure 2.2: Buck Power Stage Schematic | 10 |
| Figure 2.3: MOSFET Symbol | 13 |
| Figure 2.4: Low Pass Filter | 14 |
| Figure 2.5: Un-Modulated, Sine Modulated Pulses | 15 |
| Figure 2.6: UC3525A Internal Block Diagram | 15 |
| Figure 2.7: RC Snubber | 16 |
| Figure 3.1: Simulation of Buck Converter | 20 |
| Figure 3.2: The Output Voltage | 20 |
| Figure 3.3: Disturbance at Input Source | 21 |
| Figure 3.4: Disturbance at Load | 21 |
| Figure 3.5: During Switch ON | 22 |
| Figure 3.6: During Switch OFF | 23 |
| Figure 3.7: Circuit Equivalent of AC Inductor Loop | 27 |
| Figure 3.8: Circuit Equivalent of AC Capacitor Node | 28 |
| Figure 3.9: Circuit Equivalent of AC Input Source Current | 29 |
| Figure 3.10: Combination of Figure 3.7, Figure 3.8, Figure 3.9 | 29 |
| Figure 3.11: Final Model | 30 |
| Figure 3.12: Final model | 30 |
| Figure 3.13: After $d(s) = 0$ is applied | 30 |
| Figure 3.14: Secondary Side View | 31 |

| | |
|---|----|
| Figure 3.15: After $V_g(s) = 0$ is applied | 32 |
| Figure 3.16: Secondary Side View | 32 |
| Figure 3.17: Generated PWM Signal | 33 |
| Figure 3.18: Root locus of the Open Loop System | 35 |
| Figure 3.19: Bode Plot of Open Loop System | 35 |
| Figure 3.20: Type 3 Compensation Network | 36 |
| Figure 3.21: Type 3 Compensation Algebra on the Graph | 37 |
| Figure 3.22: Frequency Peak Response | 39 |
| Figure 3.23: Adding Zeros and Poles | 40 |
| Figure 3.24: The Resulting Root Locus and Bode Plot | 41 |
| Figure 3.25: Bode Plot for Buck, Compensator and Compensated Buck | 41 |
| Figure 3.26: Compensated Buck | 42 |
| Figure 3.27: Open Loop Simulation | 43 |
| Figure 3.28: Voltage Output | 43 |
| Figure 3.29: Voltage Output zoomed in | 44 |
| Figure 3.30: Closed Loop Simulation | 45 |
| Figure 3.31: Voltage Output | 45 |
| Figure 3.32: Voltage Output zoomed in | 46 |
| Figure 4.1: Oscillator Period vs R_T and C_T | 48 |
| Figure 4.2: Frequency Response for Buck Converter | 50 |
| Figure 4.3: Type 3 Compensator Frequency (kHz) vs Gain (dB) | 52 |
| Figure 4.4: UC3525 Internal Block Diagram | 56 |
| Figure 4.5: Test Circuit for UC3525A | 58 |
| Figure 4.6: Circuit Test and Analysis | 60 |
| Figure 4.7: DC Power Supply | 61 |
| Figure 4.8: Oscilloscope | 61 |
| Figure 4.9: AC-DC Current Probe | 63 |
| Figure 4.10: Digital Multimeter | 64 |
| Figure 5.1: Bode Diagram for Stability System | 66 |
| Figure 5.2: Root Locus for Compensator System | 67 |
| Figure 5.3: Buck Converter Compensator Circuit Using UC3525A | 68 |
| Figure 5.4: Buck Converter Compensator – Prototype Development | 68 |
| Figure 5.5: Mean Output Voltage Waveform | 69 |
| Figure 5.6: Mean Output Current Waveform | 69 |

| | |
|--|----|
| Figure 5.7: Vgs and Vds Output Voltage Waveform | 69 |
| Figure 5.8: PWM Output Waveform | 70 |
| Figure 5.9: T _{ON} and T Period at PWM Output Waveform | 70 |
| Figure 5.10: Output Voltage, V _o When V _{in} 12V & 15V | 71 |
| Figure 5.11: Output Voltage, V _o When V _{in} 20V & 25V | 71 |
| Figure 5.12: Output Voltage, V _o When V _{in} 30V & 32V | 72 |
| Figure 5.13: Load Transient Response With LED | 73 |
| Figure 5.14: The Output Voltage For LED | 73 |
| Figure 5.15: Load Transient Response With DC Motor | 74 |
| Figure 5.16: The Output Voltage For DC Motor | 74 |

| | |
|--|----|
| Table 1.1: Project Methodology | 4 |
| Table 4.1: Component List for Design Prototype | 58 |
| Table 5.1: Analysis From 12 V dc – 32 V dc Rating | 72 |
| Table 5.2: Result Between Calculation, Simulation and Hardware | 75 |
| Table 5.3: Component Cost List | 77 |

LIST OF ABBREVIATIONS & SYMBOLS

| | | |
|--------|---|---|
| AC | - | Alternating Current |
| AM | - | Amplitude Modulation |
| BJT | - | Bipolar Junction Transistor |
| D | - | Duty Cycle |
| dB | - | Decibel |
| DC | - | Direct Current |
| DMM | - | Digital Multimeters |
| EA | - | Error Amplifier |
| EMI | - | Electromagnetic Interference |
| ESR | - | Equivalent Series Resistance |
| FM | - | Frequency Modulation |
| IC | - | Integrated Circuit |
| IGBT | - | Insulated Gate Bipolar Transistor |
| LED | - | Light Emitter Diode |
| MOSFET | - | Metal Oxide Semiconductor Field Effect Transistor |
| MATLAB | - | Matrix Laboratory |
| PSpice | - | Simulation Program with Integrated Circuit Emphasized |
| PSM | - | Projek Sarjana Muda |
| PWM | - | Pulse Width Modulation |
| SIT | - | Static Induction Transistor |
| SMPS | - | Switch Mode Power Supply |
| TF | - | Transfer Function |
| THD | - | Total Harmonic Distortion |
| UTeM | - | Universiti Teknikal Malaysia Melaka |
| VOM | - | Volt-Ohm-Meters |
| ° | - | Degree |
| % | - | Percent |
| +/- | - | Plus or Minus |

CHAPTER 1

INTRODUCTION

Basically, an open-loop DC-DC converter cannot regulate its output voltage due to varies in input voltage or changes at load. Compensator is used to overcome these problems so that the converter will produces a stable output voltage. The aim of this project is to develop loop compensation. For this purpose, the basic circuit configuration used is the buck converter. By the way, loop compensation frequency domain responses analysis and design process for a compensator is presented using MATLAB package.




Figure 1.1: Project Block Diagram

Within the aim to increases the loop phase, Type 3 compensator is used because the phase margin of the open loop DC-DC converter is less than the desired closed loop phase margin at the desired crossover frequency. The compensator block is responsible for providing sufficient gain to make the output voltage very nearly equal to the reference voltage (times a constant) and sufficient phase margin so that the output voltage doesn't ring or oscillate in response to a load step. At the same time,

too much phase margin will cause the output voltage to respond too slowly to a load step. Finally, the stability of the design is tested with optima performances parameters for giving satisfying output.

1.1 Project Objectives

An open-loop DC-DC converter cannot regulate its output voltage due to varies in input voltage or changes at load. Compensator is used to overcome these problems so that the converter will produces a stable output voltage. The aim of this project is to develop type 3 compensator. For this purpose, carefully analysis of Buck converter operating frequency with a varying duty cycle is introduced. At the same time, loop compensation frequency domain responses analysis and design process for a Type 3 compensator is presented using MATLAB package. Within the slightly aim to alter the closed loop response to meet a given set of requirements, test a stability of the design with optima performances parameters may be taken into design oriented consideration.

1.2 Problem Statements

Within the aim of this project to enhance several problems that usually faced by an open loop DC-DC converter. Greatly consideration may be taken into account to accomplish this solution. Below list down the several problems are found in open loop DC-DC converter:

1. Unstable Output Voltage

Basically, an open loop DC-DC converter cannot regulate its output voltage due to varies in input voltages or change at load.

2. Instability System

To much or less phase margin an open loop DC-DC converter will cause the output voltage to respond too slowly to a load step, thus contribute instability condition of the system.

3. High Ripple and Harmonic Problem

Ripple and Harmonics that produced in open loop DC-DC converter also high thus contribute reduced in the output efficiency.

1.3 Scope of Works

The scope of this project is to develop loop compensation in a **frequency domain analysis** form to alter the closed loop response to meet given set of requirement. The compensator block will do this task:

1. Provide sufficient gain to make output voltage very nearly equal to the reference voltage (in this case assumed $V_{ref} = 5V$)
2. Provide sufficient phase margin so that the output voltage doesn't ring or oscillate in response to a load step. A good target phase is about 55° , though 45° is usually acceptable and sometimes even 40° ¹
3. Reduction of noise due to feedback, in order a high noise contribute reduced system efficiency.

1.4 Project Methodology

To accomplish this task, overall project are divided in three phase stage. Each phase is planning according to time frame that is given previously. By the way, this project progress moved on the right track based on time frame and scope of work. For

¹ Feedback Loop Stabilization Section, Abraham I. Pressman, Switching Power Supply Design, McGraw Hill, 1996

further reference, please refer to project planning schedule attached together in this report.

Table 1.1: Project Methodology

| | |
|-----------------------|---|
| 1 st Phase | Literature Review System Planning |
| 2 nd Phase | Frequency Domain Analysis Alter Closed Loop Response Determine System Stability |
| 3 rd Phase | Components Integration System Testing Final Documentation |

Within the aim to settle down entire phase, an emphasize in design oriented procedures that understand Type 3 Compensator Design approach and demonstrates the goals of a Type 3 Compensator. Shortly, to compensate a DC-DC Converter, the following steps may be used as a general guide:

1. Determine characteristics of the output filter.
2. Choose a compensation network.
3. Calculate values for components in the compensation network.
4. Simulate stage.

These steps should be iterated until a suitable solution is reached.




Figure 1.2: Project Work Flow

Regards the following project work flow, a hard effort step is to alter closed loop response because there are several things to keep in mind. For example, if a suitable solution is not reached after the initial iteration, instruct resort to plotting the design oriented transfer function on a Bode phase plot. The poles and zeros should be placed to attain the necessary phase margin (typically 45° - 90° , however 55° is preferable) at the desired $\omega_{\text{crossover}}$ (typically $1/5^{\text{th}}$, $1/10^{\text{th}}$ the switching frequency, however $1/5^{\text{th}}$ the switching frequency is preferable²). Once this is completed, a Bode amplitude plot may be constructed. The Bode amplitude plot may be used to determine the system gain necessary to reach 0dB at $\omega_{\text{crossover}}$.

² Feedback Loop Stabilization Section, Abraham I. Pressman, Switching Power Supply Design, McGraw Hill, 1996




Figure 1.3: Project Gantt Chart

Below there are some effective steps to be follow to ensure this project can be done smoothly:

1. Planning

In this stage, I've been given choice to choose a project to be done. After make a choice for a project, discussion with supervisor about the project requirement and project scope have been done. As the result, greater decide that the scope of project for PSM-1 include finding a information, collecting data, circuit analysis and circuit design using simulation software. The result from simulation will continue at PSM-2 for develop the prototype. For PSM-2 this project more on prototype development and hand-on skill needed. Testing and troubleshooting process is done after finish installing the component on the circuit board.

2. Data collection

In this stage, entire data and information about DC-DC converter and compensator are collected. The data sheet and basic theory for the component such as inductor, capacitor, resistor, diode, MOSFET and some integrated circuit (IC) that used to generate PWM signal also find. After find all the information, read and understand the data is the most important thing for the next stage progression.

3. Circuit analysis and circuit design

Basic operation and theory of the circuit must be known before analyze and designing a circuit. The parameter of the project also must be state such as input voltage requirement, expected output, switching frequency and some other parameter before the component value can be calculates such as the inductor, capacitor and resistor. After all the value has been found out, the circuit can be draw and simulate in simulation software to get the first result from the calculation.

4. Simulation

MATLAB and OrCAD PSpice are the simulation software used to simulate the circuits that have been design in the previous step. Both software can show the output voltage, output current, total harmonic distortion (THD) and else. From the output waveform we can know whether the design is meet the requirements or vice versa. The result from simulation is compared to the theory calculation. For the best and accurate result, simulation must be done repeatedly.

5. Build-up prototype

In hardware prototype, there are four stages have been taken. The first step is to build the open loop buck converter circuit and filter circuit. The required component for this is MOSFET, diode, inductor, capacitor and resistor. The second stage is to build the signal or control circuit. To develop this circuit IC is needed to generate PWM signal. The IC that usually used is such as SG3524, UC3525, MAX8546, LT1027 and LM2593HV. The third step and this is an additional step is to build a snubber circuit. This circuit is to protect power transistor device from the spike voltage when switching process is in progress. Finally, build a compensation loop for provide sufficient gain, phase margin and reduce noise due to feedback for enhance system efficiency and stable output.

6. Testing and troubleshooting

This is the final stage before the result or output from the project is defined. After all the circuits are built, testing process is the important part to know the

functional and the output of the circuit. In many project design there are no accurate result get from the first testing so here we have proceed for troubleshooting process. This step is to define the problem and un-match value of the component. In this step several modifications and change to the circuit and adjust the value of the component meet. Finally, the testing and troubleshooting process is continuously until the expected result obtains and meets the desired requirements.

CHAPTER 2

LITERATURE REVIEW

2.1 DC-DC Converter

The three basic switching power supply topologies in common use are the buck, boost, and buck-boost. These topologies are non-isolated, that is, the input and output voltages share a common ground. There are, however, isolated derivations of these non-isolated topologies. The power supply topology refers to how the switches, output inductor, and output capacitor are connected. Each topology has unique properties. These properties include the steady-state voltage conversion ratios, the nature of the input and output currents, and the character of the output voltage ripple. Another important property is the frequency response of the duty cycle to output-voltage transfer function.




Figure 2.1: A DC-DC Converter System

The most common and probably the simplest power stage topology is the buck power stage, sometimes called a step-down power stage. Power supply designers choose the buck power stage because the output voltage is always less than the input voltage in the same polarity and is not isolated from the input. The input current for a buck

power stage is discontinuous or pulsating due to the power switch (Q1) current that pulses from zero to I_O every switching cycle. The output current for a buck power stage is continuous or non-pulsating because the output current is supplied by the output inductor/capacitor combination, the output capacitor never supplies the entire load current (for continuous inductor current mode operation). The steady state operation of the buck power stage in continuous-mode and discontinuous-mode operation with ideal waveforms given. The duty cycle to output voltage transfer function is given after an introduction of the PWM switch model. Figure 2.2 shows a simplified schematic of the buck power stage with a drive circuit block included. The power switch, Q1, is an n-channel MOSFET. The diode, CR1, is usually called the catch diode, or freewheeling diode. The inductor, L, and capacitor, C, make up the output filter. The capacitor ESR, R_C , (equivalent series resistance) and the inductor DC resistance, R_L , are included in the analysis. The resistor, R, represents the load seen by the power stage output.




Figure 2.2: Buck Power Stage Schematic

During normal operation of the buck power stage, Q1 is repeatedly switched on and off with the on and off times governed by the control circuit. This switching action causes a train of pulses at the junction of Q1, CR1, and L which is filtered by the LC output filter to produce a dc output voltage, V_O .