

# UNIVERSITI TEKNIKAL MALAYSIA MELAKA

# ANALYSIS OF CASCADE H BRIDGE MULTILEVEL INVERTER FOR ASYMMETRICAL CONFIGURATION

This report is submitted in accordance with the requirement of the Universiti Teknikal Malaysia Melaka (UTeM) for the Bachelor of Electronics Engineering Technology (Industrial Electronics) with Honours.

by

# SITI NUR HAJAR BINTI RUSLAN B071610692 941213086552

### FACULTY OF ELECTRICAL AND ELECTRONIC ENGINEERING

### TECHNOLOGY

2019



# UNIVERSITI TEKNIKAL MALAYSIA MELAKA

#### BORANG PENGESAHAN STATUS LAPORAN PROJEK SARJANA MUDA

Tajuk: ANALYSIS OF CASCADE H BRIDGE MULTILEVEL INVERTER FOR ASYMMETRICAL CONFIGURATION

Sesi Pengajian: 2019

Saya **SITI NUR HAJAR BINTI RUSLAN** mengaku membenarkan Laporan PSM ini disimpan di Perpustakaan Universiti Teknikal Malaysia Melaka (UTeM) dengan syarat-syarat kegunaan seperti berikut:

- 1. Laporan PSM adalah hak milik Universiti Teknikal Malaysia Melaka dan penulis.
- 2. Perpustakaan Universiti Teknikal Malaysia Melaka dibenarkan membuat salinan untuk tujuan pengajian sahaja dengan izin penulis.
- Perpustakaan dibenarkan membuat salinan laporan PSM ini sebagai bahan pertukaran antara institusi pengajian tinggi.
- 4. \*\*Sila tandakan (X)

ii

	Mengandungi	maklumat	yang	berdarjah	keselamatan	atau
SULIT*	kepentingan Malaysia sebagaimana yang termaktub dalam AKTA					
Self	RAHSIA RAS	MI 1972.				
ΤΕΡΗΛΠ*	Mengandungi maklumat TERHAD yang telah ditentukan oleh					
IEKHAD*	organisasi/badan di mana penyelidikan dijalankan.					
TIDAK						
TERHAD						
Yang benar, Disahkan oleh penyelia:						
NUR HAJAR E	BINTI RUSLAN	A SI	HAMS	UL RAHIM	II BIN A SUBI	KI
Alamat Tetap:			Rasmi	Penyelia		
Felda Sungai K	lah					
) Sungkai						
Perak						
Tarikh: Tarikh:						
	SULIT* TERHAD* TIDAK TERHAD benar, NUR HAJAR F at Tetap: Felda Sungai K ) Sungkai	Mengandungi kepentingan M RAHSIA RAS Mengandungi rERHAD* Mengandungi organisasi/bada TIDAK TERHAD benar, NUR HAJAR BINTI RUSLAN at Tetap: Felda Sungai Klah	Mengandungi maklumat kepentingan Malaysia seba RAHSIA RASMI 1972. Mengandungi maklumat T organisasi/badan di mana p TIDAK TERHAD benar, Disa NUR HAJAR BINTI RUSLAN A SJ at Tetap: Cop Felda Sungai Klah	Mengandungi maklumat yang kepentingan Malaysia sebagaiman RAHSIA RASMI 1972. Mengandungi maklumat TERHA organisasi/badan di mana penyelid TIDAK TERHAD benar, Disahkan o NUR HAJAR BINTI RUSLAN A SHAMSI at Tetap: Cop Rasmi Felda Sungai Klah O Sungkai	Mengandungi maklumat yang berdarjah kepentingan Malaysia sebagaimana yang term RAHSIA RASMI 1972. TERHAD* Mengandungi maklumat TERHAD yang tel organisasi/badan di mana penyelidikan dijalar TIDAK TERHAD benar, Disahkan oleh penyelia MUR HAJAR BINTI RUSLAN A SHAMSUL RAHIM at Tetap: Cop Rasmi Penyelia Felda Sungai Klah O Sungkai	Mengandungi maklumat yang berdarjah keselamatan kepentingan Malaysia sebagaimana yang termaktub dalam A RAHSIA RASMI 1972. Mengandungi maklumat TERHAD yang telah ditentukan organisasi/badan di mana penyelidikan dijalankan. TIDAK TERHAD benar, Disahkan oleh penyelia: MUR HAJAR BINTI RUSLAN A SHAMSUL RAHIMI BIN A SUB at Tetap: Cop Rasmi Penyelia Felda Sungai Klah O Sungkai

\*Jika Laporan PSM ini SULIT atau TERHAD, sila lampirkan surat daripada pihak berkuasa/organisasi berkenaan dengan menyatakan sekali sebab dan tempoh laporan PSM ini

#### DECLARATION

# I hereby, declared this report entitled ANALYSIS OF CASCADE H BRIDGE MULTILEVEL INVERTER FOR ASYMMETRICAL CONFIGURATION is the results of my own research except as cited in references.

Signature: ..... Author : SITI NUR HAJAR BINTI RUSLAN Date:

#### APPROVAL

This report is submitted to the Faculty of Electrical and Electronic Engineering Technology of Universiti Teknikal Malaysia Melaka (UTeM) as a partial fulfilment of the requirements for the degree of Bachelor of Electronics Engineering Technology (Industrial Electronics) with Honours. The member of the supervisory is as follow:

Signature:	
Supervisor :	A SHAMSUL RAHIMI BIN A SUBKI

#### ABSTRAK

Tujuan projek ini adalah untuk menganalisis penyongsang bertingkat jambatan untuk konfigurasi asimetri dari segi voltan keluaran output dengan mengurangkan bilangan suis. Projek ini akan memberi tumpuan kepada penyongsang jambatan tujuh peringkat dan akan membandingkan antara konfigurasi asimetri dan simetri. Konfigurasi asimetri mampu menghasilkan voltan keluaran n-level dengan jumlah komponen yang kurang berbanding dengan konfigurasi simetri. Persembahan simulasi litar jambatan berperingkat peralatan simulasi dibandingkan dengan pelbagai pembolehubah seperti bilangan suis, bilangan sumber DC, bilangan jambatan, faktor puncak, faktor bentuk dan jumlah penyelewengan harmonik. Perisian Matlab / Simulink digunakan untuk membina dan mensimulasikan hasil reka bentuk litar topologi yang dicadangkan untuk inverter multilevel cascade tujuh tingkat antara simetri dan simetri.

#### ABSTRACT

The purpose of this project is to analyze the cascade h bridge multilevel inverter for asymmetrical configuration in terms of the output voltage waveform with reducing number of switches. This project will focus on seven level cascade h bridge multilevel inverter and will compare between the asymmetrical and symmetrical configuration. The asymmetrical configuration is capable of producing n-level output voltage with less number of component compare to symmetrical configuration. The performances of cascade h bridge multilevel inverter simulation device are compared based on various variables such as number of switches, number of DC sources, number of bridges, crest factor, form factor and total Harmonic Distortion. Matlab / Simulink software is used to build and simulate the outcome of the proposed topology circuit design for a seven level cascade h bridge multilevel inverter between asymmetrical and symmetrical.

#### **DEDICATION**

To my beloved parent who always there for me Hasimah Binti Hasan and Ruslan Bin Abdul Aziz To my siblings Muhammad Hafiz Bin Ruslan Muhammad Hanif Bin Ruslan

To my Supervisor for their supervision and encouragement A Shamsul Rahimi Bin A Subki

To my friends for their unconditionally support

viii

#### ACKNOWLEDGEMENTS

Bismillahirrahmanirrahim,

In the Name of Allah SWT, the Most Beneficent, the Most Merciful.

First of all, Alhamdulillah thanks to Allah SWT, has given me great health and tremendous strength and courage to do this bachelor task. I would like to express my special thanks of gratitude to my Supervisor Sir A Shamsul Rahimi Bin A Subki for their guidance, support, encouragement and helping me to finish my bachelor degree project. I would like to express my gratitude to all my buddies who have been encouraging and sharing the suggestions, implicitly making it easier for me to finish this task. I also like to apply to anyone who has contributed to support this task directly or implicitly. Lastly, I express my profound gratitude to my beloved mother, father and brother for their blessings and prayers.

# **TABLE OF CONTENTS**

		PAGE
	TABLE OF CONTENTS	х
	LIST OF TABLES	xv
	LIST OF FIGURES	xvi
	LIST OF APPENDICES	xix
	LIST OF SYMBOLSLIST OF ABBREVIATIONS	XX
СНА	PTER 1 INTRODUCTION	1
1.1	Introduction	1
1.2	Background	1
1.3	Problem Statement	3
1.4	Objectives	5
1.5	Scope	5
1.6	Expected Results	6
1.7	Project Outline	6
CHA	PTER 2 LITERATURE REVIEW	7
2.1	Background	7
2.2	Introduction	7
2.3	Conventional topologies of multi-level inverters x	10

	2.3.1	Diode Clamped Multi Level Inverter	10
	2.3.2	Flying Capacitor Multi Level Inverter	11
	2.3.3	Cascaded H-Bridge Multi Level Inverter	13
	2.3.4	Symmetrical	14
	2.3.5	Asymmetrical	15
2.4	Theory	y of Cascade H Bridge	16
	2.4.1	Cascade H Bridge	16
	2.4.2	Operation of Cascade H Bridge	17
	2.4.3	Advantages and Disadvantages Cascade H-Bridge Multilevel Inverter	20
	2.4.3.1	Advantages	20
	2.4.3.2	2 Disadvantages	21
2.5	Modul	ation Techniques	21
	2.5.1	Sinusoidal pulse width modulation (SPWM)	22
	2.5.2	Phase Disposition PWM (PDPWM)	23
	2.5.3	Phase Opposition Disposition PWM (PODPWM)	24
	2.5.4	Alternate Phase Opposition Disposition PWM (APODPWM)	24
2.6	Past R	elated Research	25
	2.6.1	A multi-level asymmetric inverter topology with a lowered source	25
	2.6.2	Extensive review of topologies, modulation strategies and lowered swi	tch
	inverte	er applications	26

	2.6.3 Multi-level Cascaded Inverter Topology Depending on Multilevel		
	Inverter Cascaded H-Bridge	27	
	2.6.4 Multilevel switch and H-Bridge Inverter	28	
	2.6.5 Dual Level Circuit Evaluation of Cascaded H Bridge Multilevel Inver	ter	
	Setup	28	
	2.6.6 Contrast of H-Bridge Multilevel Inverter Symmetrical and Asymmetry	ical	
	Cascaded using Pulse Width Modulation	29	
	2.6.7 Multilevel Inverter Relative Research of Sinusoidal PWM and Third		
	Harmonic Injected PWM on Three Phase Cascaded H-Bridge Numerous		
Amplitude Modulation Indices		30	
	2.6.8 Proportional THD analysis for symmetric and asymmetric 17 Level		
	Cascaded H-Bridge Inverter Using PWM Techniques depending on carrier	30	
	2.6.9 SPWM Inverter of Five Levels	31	
	2.6.10 Influence strategies of multiple three-phase, five-level Cascaded Inve	rter	
	Bipolar PWM techniques	31	
	2.6.11 Correlating H-Bridge Multilevel Inverter Symmetrical and Asymmetry	rical	
	Evaluation which use SPWM Methodology.	32	
2.7	Control techniques	37	
2.8	Switching Component	37	
2.9	Harmonic Distortion THD%	37	
2.10	Summary	38	

xii

СНАР	TER 3 METHODOLOGY	40
3.1	Introduction	40
3.2	Project Development	40
3.3	Design Cascade H Bridge	42
3.4	Techniques Modulation	43
	3.4.1 Sinusoidal Pulse Width Modulation	44
3.5	Software	46
	3.5.1 SIMPOWERSYSTEM	48
	3.5.2 Simulation Circuit	49
		=0
СНАР	TER 4 RESULTS AND DISCUSSIONS	50
4.1	Introduction	50
4.2	Simulation for cascade H bridges multilevel inverter	50
	4.2.1 Asymmetrical configuration	51
	4.2.2 Symmetrical Configuration	63
4.3	Analysis	69
4.4	Comparison of PD, POD and APOD for both configuration	82
4.4 4.5	Comparison of PD, POD and APOD for both configuration Project Performance	82 86
<ul><li>4.4</li><li>4.5</li><li>4.6</li></ul>	Comparison of PD, POD and APOD for both configuration Project Performance Limitation	82 86 86

xiii

СНА	APTER 5 CONCLUSION	87
5.1	Introduction	87
5.2	Conclusion	87
5.3	Recommendation for future work	88
REF	ERENCES	89
APP	ENDIX	92

## LIST OF TABLES

TABLE	TITLE	PAGE
Table 4.1: param	eter for Asymmetrical configuration.	60
Table 4.2 : Param	neter for symmetrical configuration	63
Table 4.3: Param	eter for Symmetrical configuration.	66
Table 4.4 : Param	neter of component for both configuration.	69
Table 4.5: V <sub>RMS</sub> I	Fundamental for different modulation index asymmetrical.	70
Table 4.6: V <sub>RMS</sub> ]	Fundamental for different modulation index Symmetrical.	71
Table 4.7: Voltag	ge THD % for different modulation index for Asymmetrical.	72
Table 4.8: Voltag	ge THD % for different modulation index for Symmetrical.	74
Table 4.9: Currer	nt THD % for different modulation index for asymmetrical.	75
Table 4.10: Curre	ent THD % for different modulation index for symmetrical.	76
Table 4.11: Crest	t Factor for different modulation index for asymmetrical.	77
Table 4.12: Crest	t Factor (CF) for different modulation index for symmetrical.	78
Table 4.13: Form	a Factor for different modulation index for asymmetrical.	80
Table 4.14: Form	a Factor for different modulation index for symmetrical.	81

XV

# LIST OF FIGURES

FIGURE	TITLE	PAGE
Figure 1.1: Diagrar	m of basic inverter	1
Figure 2.1 Simplifi	ed High Power Classification	9
Figure 2.2:(i) Conv diode	ventional MLI-clamped 3-level diode, (ii) Five-level M	ILI-clamped
Figure 4.1: Schema	atic circuit diagram for 3 phase 7 level ACMLI.	51
Figure 4.2: Interfac	ces control technique logic gates for 7 level	52
Figure 4.3: Cascad	e H-bridge for 7 level inverter for asymmetrical	53
Figure 4.4: Control	l block for positive 7 level asymmetrical PD method	54
Figure 4.5: Control	block for negative 7 level asymmetrical PD method	54
Figure 4.6: Referer	nce and carrier waveforms for PD 7 level.	55
Figure 4.7: Referer	nce and carrier waveforms for POD 7 level.	56
Figure 4.8: Referer	nce and carrier waveforms for APOD 7 level.	56
Figure 4.9: Compa	rator for asymmetrical 7 level	57
Figure 4.10: Signal	by not gates in state on and off	58
Figure 4.11: Outpu	t Voltage Generated by PDPWM method for 7 level in	iverter. 59
Figure 4.12: show	the output current for 7 level inverter	59

xvi

Figure 4.13: FFT analysis on current THD for 7 level cascaded multilevel	
inverter.	61
Figure 4.14 : FFT analysis on voltage THD for 7 level cascaded multilevel inverter.	62
Figure 4.15: Schematic circuit diagram for 3 phase 7 level SCHBMLI.	64
Figure 4.16: Control strategy for 7 level CHBMLI symmetrical configuration.	64
Figure 4.17: Comparator for symmetrical 7 level.	65
Figure 4.18: H-bridge circuit for 7 level CHBMLI symmetrical configuration	65
Figure 4.19: Output Voltage Generated by PDPWM method for 7 level inverter.	66
Figure 4.20: FFT analysis on voltage THD for 7 level CHBMLI.	67
Figure 4.21: FFT analysis on current THD for 7 level cascaded multilevel inverter.	67
Figure 4.22: Illustrate the V <sub>RMS</sub> value for (Va, Vb and Vc) Asymmetrical configuration (a) PDPWM (b) PODPWM (c) APODPWM.	n. 70
Figure 4.23: Illustrate the VRMS value for (Va, Vb and Vc) Symmetrical configuratio (a) PDPWM (b) PODPWM (c) APODPWM.	n. 71
Figure 4.24: Illustrate the Voltage THD % value for (Va, Vb and Vc) Asymmetrical configuration. (a) PDPWM (b) PODPWM (c) APODPWM.	73
Figure 4.25: Illustrate the Phase Voltage THD % value for (Va, Vb and Vc) Symmetrical configuration. (a) PDPWM (b) PODPWM (c) APODPWM.	74
Figure 4.26: Current THD % for different modulation index for asymmetrical (a) PDPWM (b) PODPWM (c) APODPWM	75
Figure 4.27: Current THD % for different modulation index for symmetrical (a) PDPWM (b) PODPWM (c) APODPWM	76

xvii

Figure 4.28: Illustrate Crest Factor (CF) value for (Va, Vb and Vc) Asymmetrical	
configuration. (a) PDPWM (b) PODPWM (c) APODPWM.	78
Figure 4.29: Illustrate Crest Factor (CF) value for (Va, Vb and Vc) Symmetrical	
configuration PDPWM method. (a) PDPWM (b) PODPWM (c) APODPWM.	79
Figure 4.30: Illustrate Form Factor (CF) value for (Va, Vb and Vc) Asymmetrical	
configuration. (a) PDPWM (b) PODPWM (c) APODPWM.	80
Figure 4.31: Illustrate Form Factor (CF) value for (Va, Vb and Vc) Symmetrical	
configuration. (a) PDPWM (b) PODPWM (c) APODPWM.	82
Figure 4.32: Comparison of $V_{RMS}$ between the asymmetrical and symmetrical	
configuration.	82
Figure 4.33: Comparison of Voltage THD between the asymmetrical and symmetrical	1
configuration.	83
Figure 4.34: Comparison of Current THD between the asymmetrical and symmetrical	l
configuration.	84
Figure 4.35: Comparison of CF between the asymmetrical and symmetrical	
configuration.	84
Figure 4.36: Comparison of FF between the asymmetrical and symmetrical	
configuration.	85

xviii

# LIST OF APPENDICES

APPENDIX	TITLE	PAGE
Appendix 1 main circuit of	7 level ASCHBMLI	92
Appendix 2 Modulation an	d H bridge circuit.	93
Appendix 3 Modulation str	ategy and switching circuit	94
Appendix 4 modulation str	ategy for carrier arrangement	95
Appendix 5 Switching circ	uit logic gates for asymmetrical	96
Appendix 6 RL load		97
Appendix 7 Cascade H bri	dge for asymmetrical configuration	98
Appendix 8 Main circuit 7	level SCHBMLI	99
Appendix 9 Modulation an	d H bridge circuit	100
Appendix 10 Modulation s	trategy for carrier arrangement	101
Appendix 11 Modulation s	trategy and switching circuit.	102
Appendix 12 Switching cir	cuit	103
Appendix 13 Cascade H br	idge for symmetrical configuration.	104
Appendix 14 RL load for s	ymmetrical.	105
Appendix 15 Poster		106
Appendix 16 GANTT CHA	ART	107

xix

## LIST OF SYMBOLSLIST OF ABBREVIATIONS

MLI	Multi Level Inverter
СНВ	Cascaded H-Bridge
CHBMLI	Cascaded H-Bridge Multi Level Inverter
PD	Phase Disposition
APOD	Alternate Phase Opposition Disposition
POD	Phase Opposition Disposition
PWM	Pulse Width Modulation
IGBT	Insulated Gate Bipolar Transistor
RL	Resistor Load
THIPWM	Total Harmonic Injection Pulse Width Modulation
DF	Distortion Factor
LOH	Lower Order Harmonic
SPWM	Sinusoidal Pulse Width Modulation
DC	Direct Current
LSPWM	Level Shift Pulse Width Modulation
THD	Total Harmonic Distortion
FF	Form Factor
CF	Crest Factor
AC	Alternating Current

#### CHAPTER 1

#### **INTRODUCTION**

#### 1.1 Introduction

For this chapter is to provide an overview about the analysis of multilevel inverter of cascade H-bridge asymmetrical configuration to upgrade the quality of voltage output. Then, a little bit description of a background and a problem statement about multilevel inverter of cascade H-bridge asymmetrical configuration. Later than, it will be followed by an objectives of research and scope that involves for the analysis of cascade H-bridge multilevel inverter for asymmetrical configuration. It will focus more on the operation of the cascade H-bridge multilevel inverter for asymmetrical configuration. It will focus more on the operation of the cascade H-bridge multilevel inverter for asymmetrical configuration for 7 level. More than that, on how to control the switching switch for 7 level of cascade H-bridge.

#### 1.2 Background



Figure 1.1: Diagram of basic inverter

The electronics branch dealing with electrical power conversion and control is called power electronics. Many of electronics device are designed to work with AC, but DC is normally generated by a power generator. An inverter need to be used to converts low voltage of direct current (DC) to high voltage of substituting current (AC). Ideally, output voltage should be variable magnitude and variable frequency sinusoidal wave. In order to produce smoothly varying AC output from a DC input, inverters can be used.

Multilevel inverters are the industry's preferred choice for high voltage and high power application. In the field of high power medium voltage energy control, multilevel inverter technology has recently emerged as a very important alternative. It can be easily interface with renewable energy sources for various high power applications. The input DC voltage sources are obtained from batteries, capacitor, renewable energy system and others. There are several benefit from using multilevel inverter such as in improving the power quality, reduce size of harmonic, stair case wave form quality, lower dv/dt variations, minimized losses due to switching, increased number of voltage levels produces better voltage waveform and enhanced electromagnetic interference. Two level inverter is the most common type of inverter used to generate AC voltage from DC voltage. An inverter of two levels creates two different load voltages. For example, V is provide as an input to a two level inverter then it will provide +V/2 and -V/2 on output. Usually these two newly generated voltages are switched to create an AC voltage. The multilevel inverter (MLI) idea is a type of two level inverter modification or improvement. To create a smoother stepped output waveform, more than two voltages level need to be combined together. When the voltage level increase, the waveform turn into more smoother but the complexity is enhanced because the smoothness of the waveform is proportional to the voltage level.

2

There are various configurations of multilevel inverter such as Cascade H-Bridge (CHB) inverter, Flying Capacitors (FCs) inverter and the later invention are Diode Clamped (DC). The multilevel inverter Cascaded H-Bridge is using capacitor and switches. The combination of capacitors and switches pair is called H-bridge. It is made up of H-bridge cells and each cell can supply three different voltages such as zero, positive DC and negative DC voltages. The main advantages of Cascaded H-Bridge multilevel inverter is output voltages levels are doubled the number of source, easy and quick manufacturing, packaging and layout is modularized, can control easily with a transformer and inexpensive. For the disadvantages, every H-bridge need a separate DC source and application are limited due to the large number of source. The popular application for cascade H-bridge multilevel inverter such as motor drivers, active filter, electric vehicle drives, power factor compensators and interfacing with renewable energy resources. Compared to other multilevel inverters, the cascaded multilevel inverter control method is very easy because it requires no clamping diode and flying capacitor. The number of level-m CHBMLI can be implemented by cascading (m-1)/2 full –bridges.

#### **1.3** Problem Statement

The converters are designed to achieve a quality output voltage or a current waveform with a minimum ripple content. However, in high power and high voltage applications the conventional two level inverters has some limitations. The limitations in high frequency operation primarily due to switching losses and power device rating constraints. In recent years, many industrial applications have started to require high power devices. The conversion of electrical power from one form to another is necessary for the control of electrical power or power conditioning and the switching features of the power devices allows these conversion. Due to this issues an analysis is needed to identify the best way to improve the efficiency of the multilevel inverter and improving the quality of the output voltage waveform with a reduction in number of switches. Multi-level inverter is introduced to extract power from different sources of renewable energy. As a solution to the problem arises, the topology of cascade h bridge multilevel inverter has been proposed. (Noman, Al-Shamma'a, Addoweesh, Alabduljabbar, & Alolah, 2018) Stated that the Cascade H Bridge topology for inverter has known as the most efficient and also more commonly used instead of other two topologies. Cascade H Bridge inverters use fewer and cost-effective switching components and they do not need diodes of clamping and capacitors of balancing. The cascaded H-bridge inverter has a straightforward layout, severe modularity, easy construction, control, and no difficulties with the voltage balance issues and its needs less components to generate the same voltages level compared to the other multilevel topologies. There is proof that Asymmetrical has a greater number of advantages than Symmetrical, due to Asymmetrical utilize less gadgets. For Asymmetrical Cascade H Bridge is utilizing the imbalanced size of dc voltage sources, while Symmetrical Cascade H Bridge utilizing the identical dc voltage sources. By utilizing less exchanging segments and diverse dc sources in asymmetrical inverter, high number of level can be reach. The control techniques which will be utilized for this topology is pulse width modulation (PWM) that is the least complex balance procedure and simple to control. The outcomes that will be accomplish dependent on the proposed topology with the appropriate control method is the multilevel inverter yield voltage waveform with fewer harmonic twisting.

At last, the circuit will deliver waveform that practically sinusoidal without utilizing filtering circuit and produce waveform output voltage with diminished switch.