

**MULTI-RESPONSE OPTIMIZATION IN 16NM  
WSI<sub>2</sub>/TIO<sub>2</sub> N- CHANNEL MOSFET DEVICE USING  
TAGUCHI METHOD WITH  
GRA**

**NOR FAZILAH BINTI SHAMSUDIN**

**UNIVERSITI TEKNIKAL MALAYSIA MELAKA**

**MULTI-RESPONSE OPTIMIZATION IN 16NM WSi<sub>2</sub>/TSIO<sub>2</sub>  
N-C CHANNEL MOSFET DEVICE USING TAGUCHI METHOD  
WITH GRA**

**NOR FAZILAH BINTI SHAMSUDIN**

**This report is submitted in partial fulfilment of the requirements  
for the degree of Bachelor of Electronic Engineering with Honours**

**Faculty of Electronic and Computer Engineering  
Universiti Teknikal Malaysia Melaka**

**2019**



UNIVERSITI TEKNIKAL MALAYSIA MELAKA  
FAKULTI KEJUTERAAN ELEKTRONIK DAN KEJURUTERAAN KOMPUTER

BORANG PENGESAHAN STATUS LAPORAN  
PROJEK SARJANA MUDA II

Tajuk Projek : Multi-response Optimization in 16nm WSi2/TiO2 n-channel MOSFET Device using Taguchi Method with GRA  
Sesi Pengajian : 2018/2019

Saya NOR FAZILAH BINTI SHAMSUDIN mengaku membenarkan laporan Projek Sarjana Muda ini disimpan di Perpustakaan dengan syarat-syarat kegunaan seperti berikut:

1. Laporan adalah hakmilik Universiti Teknikal Malaysia Melaka.
2. Perpustakaan dibenarkan membuat salinan untuk tujuan pengajian sahaja.
3. Perpustakaan dibenarkan membuat salinan laporan ini sebagai bahan pertukaran antara institusi pengajian tinggi.
4. Sila tandakan (✓):

**SULIT\***

(Mengandungi maklumat yang berdarjah keselamatan atau kepentingan Malaysia seperti yang termaktub di dalam AKTA RAHSIA RASMI 1972)

**TERHAD\***

(Mengandungi maklumat terhad yang telah ditentukan oleh organisasi/badan di mana penyelidikan dijalankan.)

**TIDAK TERHAD**

Disahkan oleh:

(TANDATANGAN PENULIS)

Alamat Tetap: 216 F, KAMPUNG MARAS, BATU RAKIT, 21020 KUALA TERENGGANU, TERENGGANU

Tarikh : 31 Mei 2019

(COP DAN TANDATANGAN PENYELIA)

Tarikh : 31 Mei 2019

\*CATATAN: Jika laporan ini SULIT atau TERHAD, sila lampirkan surat daripada pihak berkuasa/organisasi berkenaan dengan menyatakan sekali tempoh laporan ini perlu dikelaskan sebagai SULIT atau TERHAD.

## **DECLARATION**

I declare that this report entitled “Multi-response Optimization in 16nm WSi<sub>2</sub>/TiO<sub>2</sub> n-channel MOSFET Device using Taguchi method with GRA” is the result of my own work except for quotes as cited in the references.

Signature : .....

Author : NOR FAZILAH BINTI SHAMSUDIN

Date : 31 MEI 2019

## **APPROVAL**

I hereby declare that I have read this thesis and in my opinion this thesis is sufficient in terms of scope and quality for the award of Bachelor of Electronic Engineering with Honours.

Signature : .....

Supervisor Name : PM.DR.FAUZIYAH BINTI SALEHUDDIN

Date : 31 MEI 2019

## **DEDICATION**

To my beloved parents and siblings,

To my supportive supervisor,

And to all my friends.

## ABSTRACT

The aim of this research is to optimize the process parameters variations of 16nm WSi<sub>2</sub>/TiO<sub>2</sub> n-channel MOSFET device using Taguchi-based Grey Relational Analysis (GRA). The process of the device was initially stimulated by using ATHENA module of Silvaco TCAD. The electrical characterization was carried out using an ATLAS module of Silvaco TACAD. The electrical characteristics that being calculated were threshold voltage (V<sub>th</sub>), drive current (I<sub>on</sub>), leakage current (I<sub>off</sub>), current state ratio (I<sub>on</sub>/I<sub>off</sub>) and sub-threshold slope (SS). The L<sub>9</sub> Orthogonal Array (OA) method, signal-to-noise ratio (SNR) and Analysis of Variance (ANOVA) were used to analyze the effect of the process parameters. The process parameters that used were halo implant dose, halo implant energy, S/D implant dose and S/D implant energy with noise factor which were anneal and nitride temperature. All the experimental values were converted to Grey Relational Grade (GRG) and the level of process parameter with the highest GRG are selected as the most optimal level. The values of V<sub>th</sub>, I<sub>on</sub>, I<sub>off</sub>, I<sub>on</sub>/I<sub>off</sub> and SS after optimization approaches were 0.547V, 471.78 μA/μm, 3.25 pA/μm, 145.17E+06 and 76.06 mV/dec respectively. Most of the results obtained were within the range and meet the requirement of low power (LP) technology for the year 2017 as predicted by International Technology Roadmap Semiconductor (ITRS) 2017. As a conclusion, the design 16nm WSi<sub>2</sub>/Tio<sub>2</sub> n-channel MOSFET device has successfully been created and through the Taguchi-based GRA, the optimal solution for the robust design of the devices has successfully been achieved.

## ABSTRAK

Tujuan penyelidikan ini adalah untuk mengoptimumkan variasi parameter proses peranti MOSFET n-saluran 16nm WSi2 / TiO<sub>2</sub> menggunakan analisis hubungan Grey (GRA) berasaskan Taguchi. Proses bagi peranti disimulasikan dengan menggunakan modul ATHENA Silvaco TCAD sementara pencirian elektrik dijalankan adalah voltan ambang (V<sub>th</sub>), arus pacu (I<sub>on</sub>), arus bocor (I<sub>off</sub>), nisbah arus (I<sub>on</sub> / I<sub>off</sub>) dan sub-threshold slope (SS). Kaedah L9 Orthogonal Array (OA), nisbah isyarat-kepada-bunyi (SNR) dan variasi analisis (ANOVA) telah digunakan untuk menganalisis kesan kepada parameter proses. Parameter proses yang telah digunakan adalah halo implant dose, halo implant energy, S/D implant dose dan S/D implant energy dengan faktor bunyi yang merupakan suhu anneal dan nitrida. Semua nilai eksperimen telah ditukar kepada Grey Relational Grade (GRG) dan paras parameter proses dengan GRG tertinggi dipilih sebagai tahap yang paling optimum. Nilai V<sub>th</sub>, I<sub>on</sub>, I<sub>off</sub>, I<sub>on</sub> / I<sub>off</sub> dan SS selepas dioptimumkan adalah 0.547V, 471.78 μA / μm, 3.25 pA / μm, 145.17E + 06 dan 76.06 mV / dec. Kebanyakan keputusan yang diperolehi adalah dalam julat yang dibenarkan dan memenuhi keperluan yang telah ditetapkan oleh teknologi kuasa rendah (LP) untuk tahun 2017 yang telah ditetapkan oleh International Technology Roadmap Semiconductor (ITRS) 2017. Sebagai kesimpulan, reka bentuk 16nm WSi2 / TiO<sub>2</sub> n-channel MOSFET sebagai peranti telah berjaya direka dan melalui kaedah GRA berasaskan Taguchi, penyelesaian optimum untuk reka bentuk yang teguh bagi peranti telah berjaya dicapai.

## ACKNOWLEDGEMENTS

In the name of Allah, the Most Gracious and the Most Merciful, all praises and thanks to Allah S.W.T as I have successfully finished this final year project. Firstly, I would like to express my thanks and appreciation to my supervisor, PM. DR. Fauziyah binti Salehuddin, who had been very helpful and supportive as she always help me in finishing my thesis. Her willingness to educate me in this project had been such as great help.

Apart from that, my deepest appreciation to my family members especially my parents, Mr. Shamsudin bin Zakaria and Mrs. Noraini binti Jusoh, other lecturers and friends for their supports and encouragements that led to my achievement. Last but not least, many thanks to all who directly or indirectly assisted me upon the accomplishment of this project.

## TABLE OF CONTENTS

**Declaration****Approval****Dedication**

<b>Abstract</b>	i
-----------------	---

<b>Abstrak</b>	ii
----------------	----

<b>Acknowledgements</b>	iii
-------------------------	-----

<b>Table of Contents</b>	iv
--------------------------	----

<b>List of Figures</b>	viii
------------------------	------

<b>List of Tables</b>	x
-----------------------	---

<b>List of Symbols and Abbreviations</b>	xii
------------------------------------------	-----

<b>CHAPTER 1 INTRODUCTION</b>	16
-------------------------------	----

1.1 Background of Project	16
---------------------------	----

1.2 Problem Statement	19
-----------------------	----

1.3 Objectives	20
----------------	----

1.4 Scope of Project	20
----------------------	----

1.5 Thesis Outline	21
--------------------	----

**CHAPTER 2 literature review**

2.1	Introduction	22
2.2	Basic MOSFET Structure	23
2.3	Down Scaling	24
2.4	Short Channel Effect (SCE)	26
2.5	Threshold Voltage	27
2.6	Leakage Current	27
2.7	High-k Material	28
2.8	Halo Implantation	29
2.9	Source Drain Implantation	30
2.10	Process Parameters Variation	30
2.11	Taguchi Method	31
2.11.1	Orthogonal Array	33
2.11.2	Experiment Design Strategy	33
2.12	Taguchi-based Grey Relational Analysis	34
2.13	Athena Module	35
2.14	Atlas Module	35

**CHAPTER 3 METHODOLOGY****36**

3.1	Introduction	36
3.2	Overall Method of the Project	37
3.2.1	Device Fabrication using Athena	38

3.3	Fabrication steps of 16nm n-channel transistor with WSi <sub>2</sub> /TiO <sub>2</sub>	40
3.3.1	Mesh and substrate material establishment	40
3.3.2	Well Oxidation	41
3.3.3	Trenching and Gate Oxide Growth	42
3.3.4	Threshold voltage adjustment implantation	43
3.3.5	High-k material deposition	44
3.3.6	Halo implantation	44
3.3.7	Source/drain implantation	45
3.3.8	Compensate implantation deposition	46
3.4	Device Simulation using ATLAS Module	47
3.5	Taguchi Method for Optimization Approach	48
3.5.1	Identification of Process Parameter	50
3.5.2	Selection of Orthogonal Array (OA)	50
3.5.3	Analysis of Variance (ANOVA)	51
3.5.4	Confirmation Run	51
3.6	Taguchi-based Grey Relational Analysis (GRA)	51
<b>CHAPTER 4 RESULTS AND DISCUSSION</b>		<b>53</b>
4.1	Introduction	53
4.2	Analysis of 19nm WSi <sub>2</sub> /TiO <sub>2</sub> n-channel MOSFET Device	53
4.3	L9 Orthogonal Array (OA) of Taguchi Method	57
4.3.1	Data and value for electrical characteristics	58

4.3.2 Signal to Noise Ratio	64
4.3.3 Prediction of S/N Ratio	68
4.3.4 Analysis of Variance (ANOVA)	69
4.3.5 Confirmation Test for Taguchi Method	71
4.4 Grey Relational Analysis Method	71
4.4.1 Data Pre-processing	71
4.4.2 Grey Relational Coefficient (GRC) and Grey Relational Grade (GRG)	74
4.4.3 Analysis of Variance (ANOVA) for GRG	76
4.4.4 Confirmation Test	78
4.5 Discussion	79
<b>CHAPTER 5 CONCLUSION AND FUTURE WORKS</b>	<b>81</b>
5.1 Conclusion	81
5.2 Future Works	83
<b>REFERENCES</b>	<b>84</b>

## LIST OF FIGURES

Figure 1.1: MOSFET structure	17
Figure 2.1: NMOS Transistor	24
Figure 3.1: Flowchart for the overall process of the project	38
Figure 3.2: Block diagram for virtual fabrication	39
Figure 3.3: Block diagram for n-channel MOSFET device with the high-k	40
Figure 3.4: P type substrate doping concentration	40
Figure 3.5: Source code to build the P-type substrate structure	41
Figure 3.6: 16nm structures after oxide deposition	41
Figure 3.7: Source code to develop p-well oxidation	41
Figure 3.8: 16nm NMOS structure after gate oxide growth	42
Figure 3.9: Source code to do gate oxide growth process	42
Figure 3.10: 16nm n-channel structure after $V_{th}$ adjustment implantation	43
Figure 3.11: Source code to do $V_{th}$ adjustment implantation process	43
Figure 3.12: 16nm NMOS structure after high-k deposition	44
Figure 3.13: Source code to do high-k deposition	44
Figure 3.14: 16nm n-channel MOSFET structure after halo implantation	45
Figure 3.15: Source code to do halo implantation process	45
Figure 3.16: 16nm n-channel structure after source/drain implantation	46

Figure 3.17: Source code to do source/drain implantation process	46
Figure 3.18: 16nm n-channel structure after compensate implantation deposition	47
Figure 3.19: Source code to do compensate implantation process	47
Figure 3.20: Block Diagram of Taguchi Method Approach	49
Figure 3.21: Block Diagram of Optimization of Process Parameters using a Combination of Taguchi-based GRA Method	52
Figure 4.1: 16nm WSi <sub>2</sub> /TiO <sub>2</sub> n-channel MOSFET	54
Figure 4.2: Contour of 16nm WSi <sub>2</sub> /TiO <sub>2</sub> n-channel MOSFET	54
Figure 4.3: The gate length of 16nm WSi <sub>2</sub> /TiO <sub>2</sub> N-Channel MOSFET	55
Figure 4.4: Graph ID-VD for 16nm WSi <sub>2</sub> /TiO <sub>2</sub> N-Channel MOSFET	55
Figure 4.5: Output window of 16nm WSi <sub>2</sub> /TiO <sub>2</sub> n-channel MOSFET	56
Figure 4.6: S/N Graph of V <sub>th</sub>	65
Figure 4.7: S/N Graph of Ion	66
Figure 4.8: S/N Graph for Ion/Ioff Ratio	66

## LIST OF TABLES

Table 2.1: L9 Experiment with Two Levels of Noise Factor	33
Table 3.1: Process Parameters selected	50
Table 3.2: the layout of L9 OA.	50
Table 4.1: Original Value of Process Parameters	57
Table 4.2: Process Parameters and Their Levels	58
Table 4.3: Noise Factors and Their Levels	58
Table 4.4: Multiple Levels of Process Parameter	58
Table 4.5: Combination of Noise Factors and Process Parameter	59
Table 4.6: Threshold Voltage Values	59
Table 4.7: Drive Current Values	60
Table 4.8: Leakage Current Values	60
Table 4.9: Current State Ratio Values	61
Table 4.10: Sub-threshold Slope Characteristic Values	61
Table 4.11: Value of $V_{th}$ for the Mean, Variance and S/N Ratio	63
Table 4.12: Value of $I_{on}$ for Mean Squares of Sum and S/N Ratio	63
Table 4.13: Value of $I_{on}/I_{off}$ Ratio for Mean Sum of Squares and S/N Ratio	64
Table 4.14: Prediction S/N Ratio for Nominal-the-best of $V_{th}$	65
Table 4.15: Prediction S/N Ratio for Larger-the-best of $I_{on}$	67

Table 4.16: Prediction S/N Ratio for Larger-the-best of Ion/Ioff Ratio	67
Table 4.17: Result of ANOVA on $V_{th}$	68
Table 4.18: Result of ANOVA for Ion	69
Table 4.19: Result of ANOVA for Ion/Ioff Ratio	69
Table 4.20: Comparison of Factor Effect and Selected Optimal Levels	70
Table 4.21: Noise Factors and Their Levels	70
Table 4.22: Result with New Optimal Levels	71
Table 4.23: Electrical Characteristics based on Taguchi Method	72
Table 4.24: Normalize Sequences of Electrical Characteristics	73
Table 4.25: Deviation Sequences of the Electrical Characteristics	73
Table 4.26: Computed GRC and GRG	75
Table 4.27: GRG of Process Parameter at Different Level	75
Table 4.28: Result of ANOVA for GRG	78
Table 4.29: Best Combination of Process Parameters	79
Table 4.30: Result of Electrical Characteristics with New Optimal Levels	79
Table 4.31: Optimum Values for Electrical Characteristics	80

## LIST OF SYMBOLS AND ABBREVIATIONS

MOSFET	: Metal Oxide Semiconductor Field Effect Transistor
MOS	: Metal Oxide Semiconductor
NMOS	: N-channel Metal Oxide Semiconductor
PMOS	: P-channel Metal Oxide Semiconductor
SCE	: Short-Channel Effect
DIBL	: Drain Induced Barrier Lowering
TiO <sub>2</sub>	: Titanium Dioxide
SiO <sub>2</sub>	: Silicon Dioxide
WSi <sub>2</sub>	: Tungsten Silicide
CMOS	: Complementary Metal Oxide Semiconductor
S/N or SNR	: Signal-to-Noise Ratio
GRA	: Grey Relational Analysis
S/D	: Source/Drain
TCAD	: Technology Computer Aided Design
FET	: Field-Effect-Transistor
ITRS	: International Technology Road Map for Semiconductors
VLSI	: Very Large-Scale Integration
LSI	: Large-Scale Integration
ULSI	: Ultra Large-Scale Integration

EOT	: Gate Oxide Thickness
$I_{ON}$ or $I_{on}$	: Drive Current
$I_{OFF}$ or $I_{off}$	: Leakage Current
$V_{TH}$ or $V_{th}$	: Threshold Voltage
SS	: Sub-threshold Slope
$I_{on}/I_{off}$	: Current State Ratio
SOI	: Silicon in Insulator
$L_{eff}$	: Effective Channel Length
$SS_T$	: Total Sum of Squared Deviation
$V_G$	: Gate Voltage
$Al_2O_3$	: Aluminium Oxide
$ZrO_2$	: Zirconium Dioxide
$HfO_2$	: Hafnium Dioxide
$L_g$	: Gate Length
OA	: Orthogonal Arrays
WEDM	: Wire Electrical Discharge Machining
MRR	: Metal Removal Rate
VWF	: Virtual Wafer Fab
LPT	: Low Power Technology
$Bf_2$	: Difluoride
DC	: Direct Current
AC	: Alternating Current
SSQ	: Sum of Squares
DF	: Degree of Freedom
IC	: Integrated Circuit

MSSQ	: Mean Sum of Squares
GRC	: Grey Relational Coefficient
GRG	: Grey Relational Grade
ANN	: Analysis Neural Network







