AUTOMATED VISION INSPECTION BASED IC COMPONENT LOCATOR USING DEEP LEARNING

**IBRAHIM SOLIMAN MOHAMED** 

UNIVERSITI TEKNIKAL MALAYSIA MELAKA



C Universiti Teknikal Malaysia Melaka

# AUTOMATED VISION INSPECTION BASED IC COMPONENT LOCATOR USING DEEP LEARNING

## **IBRAHIM SOLIMAN MOHAMED**

This report is submitted in partial fulfilment of the requirements for the degree of Bachelor of Electronic Engineering with Honours

> Faculty of Electronic and Computer Engineering Universiti Teknikal Malaysia Melaka

> > **JUNE 2019**



| <section-header>  Image: Substant and a series of the second series of the second second series of the second sec</section-header> |  |   |
|---|--|---|
| Tajuk Projek       ::       AUTOMATEDVISION_INSPECTION_BASED_IC_COMPONENT LOCATOR USING DEEP, LEARNING         Sesi Pengajian       :       2018/2019         Saya IBRAHIM_SOLIMAN_MOHAMED_mengaku membenarkan laporan Projek Sarjana Muda ini disimpan di Perpustakaan dengan syarat-syarat kegunaan seperti berikut:       1.         1.       Laporan adalah hakmilik Universiti Teknikal Malaysia Melaka.       2.         2.       Perpustakaan dibenarkan membuat salinan untuk tujuan pengajian sahaja.       3.         3.       Perpustakaan dibenarkan membuat salinan laporan ini sebagai bahan pertukaran antara institusi pengajian tinggi.       4.         4.       Sulitt*       (Mengandungi maklumat yang berdarjah keselamatan atau kepentingan Malaysia seperti yang termaktub di dalam AKTA RAHSIA RASMI 1972)         Image:       TERHAD*       (Mengandungi maklumat terhad yang telah ditentukan oleh organisasi/badan di mana penyelidikan dijalankan.         Image:       TIDAK TERHAD       Disahkan oleh:         Image:       (COP DAN TANDATANGAN PENYELIA)         Alamat Tetap:       Tarikh :       Tarikh :   | UNIVERSITI TEKNIKAL MALAYSIA MELAKA  | ITI TEKNIKAL MALAYSIA MELAKA<br>raan elektronik dan kejuruteraan komputer<br>rang pengesahan status laporan<br>PROJEK SARJANA MUDA II       |
| Saya IBRAHIM_SOLIMAN_MOHAMED       mengaku membenarkan laporan         Projek Sarjana Muda ini disimpan di Perpustakaan dengan syarat-syarat         kegunaan seperti berikut:         1. Laporan adalah hakmilik Universiti Teknikal Malaysia Melaka.         2. Perpustakaan dibenarkan membuat salinan untuk tujuan pengajian sahaja.         3. Perpustakaan dibenarkan membuat salinan laporan ini sebagai bahan pertukaran antara institusi pengajian tinggi.         4. Sila tandakan (<):   | Tajuk Projek:AUTOMAT<br>COMPONESesi Pengajian:2018/2019  | TED VISION INSPECTION BASED IC<br>ENT LOCATOR USING DEEP LEARNING<br>9  |
| 1. Laporan adalah hakmilik Universiti Teknikal Malaysia Melaka.         2. Perpustakaan dibenarkan membuat salinan untuk tujuan pengajian sahaja.         3. Perpustakaan dibenarkan membuat salinan laporan ini sebagai bahan pertukaran antara institusi pengajian tinggi.         4. Sila tandakan (✓):            SULIT*  | Saya IBRAHIM SOLIMAN MOF<br>Projek Sarjana Muda ini disimpa<br>kegunaan seperti berikut:   | <u>HAMED</u> mengaku membenarkan laporan<br>In di Perpustakaan dengan syarat-syarat   |
| SULIT* (Mengandungi maklumat yang berdarjah keselamatan atau kepentingan Malaysia seperti yang termaktub di dalam AKTA RAHSIA RASMI 1972)   TERHAD* (Mengandungi maklumat terhad yang telah ditentukan oleh organisasi/badan di mana penyelidikan dijalankan.   TIDAK TERHAD Disahkan oleh:   (TANDATANGAN PENULIS) (COP DAN TANDATANGAN PENYELIA)   Alamat Tetap:  | <ol> <li>Laporan adalah hakmilik Universi</li> <li>Perpustakaan dibenarkan membua</li> <li>Perpustakaan dibenarkan membuapertukaran antara institusi pengaj</li> <li>Sila tandakan (✓):</li> </ol> | siti Teknikal Malaysia Melaka.<br>at salinan untuk tujuan pengajian sahaja.<br>buat salinan laporan ini sebagai bahan<br>ian tinggi.        |
| TERHAD*(Mengandungi maklumat terhad yang telah ditentukan oleh organisasi/badan di mana penyelidikan dijalankan.TIDAK TERHADDisahkan oleh:TIDAK TERHADOrganisasi/badan di mana penyelidikan dijalankan.Mamat Tetap:(COP DAN TANDATANGAN PENYELIA)Tarikh ::Tarikh ::   | SULIT*   | (Mengandungi maklumat yang berdarjah<br>keselamatan atau kepentingan Malaysia<br>seperti yang termaktub di dalam AKTA<br>RAHSIA RASMI 1972) |
| TIDAK TERHAD   Disahkan oleh:     (TANDATANGAN PENULIS)   (COP DAN TANDATANGAN PENYELIA)   Alamat Tetap:   Tarikh :   [Tarikh ::     Tarikh :   | TERHAD*  | (Mengandungi maklumat terhad yang<br>telah ditentukan oleh organisasi/badan di<br>mana penyelidikan dijalankan.                             |
| (TANDATANGAN PENULIS) (COP DAN TANDATANGAN PENYELIA)   Alamat Tetap:   Tarikh :   Tarikh :  | TIDAK TERHAD   | Disahkan oleh:  |
| Tarikh : Tarikh :   | (TANDATANGAN PENULIS) Alamat Tetap:  | (COP DAN TANDATANGAN PENYELIA)  |
|   | Tarikh :   | Tarikh :  |

\*CATATAN: Jika laporan ini SULIT atau TERHAD, sila lampirkan surat daripada pihak berkuasa/organisasi berkenaan dengan menyatakan sekali tempoh laporan ini perlu dikelaskan sebagai SULIT atau TERHAD.

# DECLARATION

I declare that this report entitled "AUTOMATED VISION INSPECTION BASED IC COMPONENT LOCATOR USING DEEP LEARNING" is the result of my own work except for quotes as cited in the references.

| Signature | : |  |
|-----------|---|--|
| Author    | : |  |
| Date      | : |  |

# APPROVAL

I hereby declare that I have read this thesis and in my opinion this thesis is sufficient in terms of scope and quality for the award of Bachelor of Electronic Engineering with Honours.

| Signature       | : |  |
|-----------------|---|--|
| Supervisor Name | : |  |
| Date            | : |  |



# **DEDICATION**

For my beloved father and mother.



## ABSTRACT

With the coming of the era of industrial revolution 4.0, manufacturers produce high-tech products. As the production process is refined, inspection technologies become more important. Specifically, the inspection of a printed circuit board (PCB), which is an indispensable part of electronic products, is an essential step to improve the quality of the process and yield. Image processing techniques are utilized for inspection, but there are limitations because the backgrounds of images are different, and the kinds of component shape and size parameters are normally various. In order to overcome these limitations, methods based on machine learning and deep learning have been developed recently. In this project, I have developed an IC components locator software to help in inspection process, this software is relying on 2 model of most popular object detection on deep learning field (Yolo V3 and Faster RCNN), I have trained bot models and preformed a comparison between their results in term of mAP, loss, inference time and training time. Yolo V3 and Faster RCNN have been trained on a filtered open source dataset of PCB that contains 163 Images, an annotation and augmentation tool has been developed in purpose of increasing the amount of our dataset. Finally, OPENVINO toolkit has used for optimization process and infer both models on various Intel CPU to run our deep learning network on edge.

#### ACKNOWLEDGEMENTS

First and foremost, I would like to acknowledge and express my utmost gratitude to my supervisor Professor Dr. Zulkalnain Bin Mohd Yussof from Faculty of Electronics and Computer Engineering, Universiti Teknikal Malaysia Melaka (UTeM) for his essential guidance and supervision throughout the research of this final year project. I am grateful for he has generously shared his experience and valuable knowledge, the unconditional support and encouragement towards the completion of this thesis.

Finally, I would like to thank my peers, my beloved family for their moral support in completing this final year project.

# **TABLE OF CONTENTS**

| DECLARATION                       |      |
|-----------------------------------|------|
| APPROVAL                          |      |
| DEDICATION                        |      |
| ABSTRACT                          | i    |
| ACKNOWLEDGEMENTS                  | ii   |
| TABLE OF CONTENTS                 | iii  |
| LIST OF FIGURES                   | iv   |
| LIST OF TABLES                    | X    |
| LIST OF SYMBOLS AND ABBREVIATIONS | xi   |
| LIST OF APPENDICES                | xiii |
|                                   |      |
| CHAPTER 1 INTRODUCTION            | 1    |
| 1.1 Project Background            | 1    |
| 1.2 Problem Statement             | 3    |
| 1.3 Objectives of the Research    | 3    |
| 1.4 Scope of Work                 | 4    |

| CHAPTER | <b>2 B</b> A | ACKGROUND STUDY                   | 5  |
|---------|--------------|-----------------------------------|----|
| 2.1     | INSPE        | CTION CATEGORIES                  | 5  |
|         | 2.1.1        | AOI, automated optical inspection | 6  |
|         | 2.1.2        | AVI, automated vision inspection  | 7  |
| 2.2     | INSPE        | CTION TECHNIQUES                  | 8  |
|         | 2.2.1        | Image subtraction                 | 8  |
|         | 2.2.2        | Morphological Image Processing    | 9  |
|         | 2.2.3        | Template Matching                 | 10 |
|         | 2.2.4        | Feature-based approach            | 10 |
| 2.3     | Datase       | t Preparation                     | 11 |
| 2.4     | Object       | Detection                         | 11 |
|         | 2.4.1        | Machine Learning approaches       | 12 |
|         | 2.4.2        | Deep Learning approaches          | 12 |
| 2.5     | CPU v        | s GPU                             | 16 |
|         |              |                                   |    |

#### CHAPTER 3 METHODOLOGY

| 3.1 | Annot | ation Tool                        | 19 |
|-----|-------|-----------------------------------|----|
|     | 3.1.1 | Developing Tools and Requirements | 20 |

4

19

|     | 3.1.2             | Bounding Box Annotation  | 20 |
|-----|-------------------|--|----|
|     | 3.1.3             | Data Augmentation  | 23 |
| 3.2 | PCB D             | Dataset  | 26 |
|     | 3.2.1             | YOLO Annotation  | 27 |
|     | 3.2.2             | PASCAL VOC Annotation  | 28 |
| 3.3 | Bench             | marking Hardware and System                                      | 30 |
| 3.4 | YOLO              | V3   | 30 |
|     | 3.4.1             | Compilation and Testing  | 30 |
|     | 3.4.2             | Training Process   | 31 |
| 3.5 | Faster            | RCNN   | 32 |
|     | 3.5.1             | Compilation and Installation                                     | 32 |
|     | 3.5.2             | Training Process   | 34 |
|     | 3.5.3             | Exporting a trained model for inference                          | 38 |
| 3.6 | Detern<br>precisi | nine the accuracy of person detection with mean average on (mAP) | 39 |
| 3.7 | OPEN              | VINO   | 40 |
|     | 3.7.1             | Installation   | 40 |
|     | 3.7.2             | Yolo Optimization  | 42 |
|     | 3.7.3             | Faster RCNN Optimization   | 44 |

| CHAPTER  | 4 RI               | ESULT AND DISCUSSION   | 46            |
|----------|--------------------|--|---------------|
| 4.1      | Annota             | ation Tool   | 46            |
| 4.2      | PCB D              | Dataset Preparation  | 49            |
| 4.3      | Perform<br>using Y | mance analysis for convolutional object detector in IC allow<br>YoloV3 and Faster RCNN | cation<br>50  |
|          | 4.3.1              | Number of training iterations versus mAP and   | nd loss<br>50 |
|          | 4.3.2<br>usage     | Number of training iterations versus training time and m                               | emory<br>54   |
|          | 4.3.3              | Inference time using different hardware acce   | lerator<br>56 |
| 4.4      | Inspect            | tion Software  | 58            |
| CHAPTER  | 45 CO              | ONCLUSION AND FUTURE WORKS   | 59            |
| 5.1      | Conclu             | ision  | 59            |
| 5.2      | Future             | work recommendation  | 61            |
|          | 5.2.1              | Collecting more PCB dataset  | 61            |
|          | 5.2.2              | Comparison over more deep learning models  | 61            |
|          | 5.2.3              | Optimizing using different toolkit for Intelligent on the e                            | dge 62        |
| REFEREN  | CES                |  | 63            |
| APPENDIO | CES                |  | 67            |

# **LIST OF FIGURES**

| Figure 1.1: Part of PCB Inspection Process               | 3              |
|--|----------------|
| Figure 2.1: Printed Circuit Board after Fabrication      | 6              |
| Figure 2.2: AOI Machine                                  | 6              |
| Figure 2.3: PCB Sample for AVI                           | 7              |
| Figure 2.4: AVI Machine                                  | 7              |
| Figure 2.5: Probing of An Image with Structuring Element | 9              |
| Figure 2.6: Template Matching Technique                  | 10             |
| Figure 2.7: RCNN, Regions with CNN Features              | 12             |
| Figure 2.8: Faster RCNN Detection Process                | 13             |
| Figure 2.9: Yolo Bounding Box Equations                  | 15             |
| Figure 2.10: YoloV3 Architecture                         | 15             |
| Figure 2.11: Current Object Detection Comparison         | 16             |
| Figure 2.12: CPU vs GPU Architectures                    | 17             |
| Figure 2.13: GPU Parallel Architecture                   | 18             |
| Figure 3.1: Block Diagram of Developing Our Software     | 19             |
| Figure 3.2: Sample of Original annotation format         | 26             |
| Figure 3.3: Sample of YoloV3 Annotation Format           | 27             |
|  | 4 <b>X</b> 7 1 |

Figure 3.4: Conversion Programming Equation of Original Annotation to Yolo Annotation 27

| Figure 3.5: File Path of Original Dataset to Generate Yolo Ground Truth     | 28 |
|---|----|
| Figure 3.6: Sample of PASCAL VOC Annotation Format                          | 29 |
| Figure 3.7: YoloV3 Makefile Configuration                                   | 30 |
| Figure 3.8: YoloV3 obj.data Training File                                   | 31 |
| Figure 3.9: YoloV3 Training Dataset Path (train.txt)                        | 32 |
| Figure 3.10: Faster RCNN Model Configuration                                | 36 |
| Figure 3.11: Faster RCNN Train Configuration                                | 36 |
| Figure 3.12: Faster RCNN Evaluation Configuration                           | 36 |
| Figure 3.13: Faster RCNN Training Input Reader                              | 37 |
| Figure 3.14: Faster RCNN Evaluation Input Reader                            | 37 |
| Figure 3.15: OPENVINO Optimization Process                                  | 41 |
| Figure 3.16: YoloV3 Custom Layer Optimization Configuration                 | 43 |
| Figure 3.17: YoloV3 Optimization Output                                     | 43 |
| Figure 3.18: Faster RCNN Custom Layer Optimization Configuration            | 44 |
| Figure 3.19: Faster RCNN Optimization Output                                | 45 |
| Figure 4.1: UTeM Developed Annotation Tool                                  | 47 |
| Figure 4.2: Output Ground Truth using Available Augmentation Techniques     | 47 |
| Figure 4.3: Faster RCNN mAP Training Graph                                  | 51 |
| Figure 4.4: Faster RCNN Loss Training Graph                                 | 51 |
| Figure 4.5: YoloV3 Loss and mAP Training Graph                              | 52 |
| Figure 4.6: Faster RCNN and YoloV3 Parameters Comparison                    | 55 |
| Figure 4.7: Faster RCNN and YoloV3 Frame Inference Time Comparison          | 57 |
| Figure 4.8: Automated Vision Inspection Based IC Component Locator Software | 58 |

C Universiti Teknikal Malaysia Melaka

ix

62

# LIST OF TABLES

| Table 3.1: Development Libraries Used for PCB         Annotation Software | 20 |
|---|----|
| Table 3.2: Guide for Buttons of PCB Annotation Software                   | 21 |
| Table 3.3: Guide for Drawing New Bounding Box                             | 22 |
| Table 3.4: Guide for Augmenting Our Dataset                               | 24 |
| Table 3.5: Libraries Used in Training of Faster FRCNN                     | 33 |
| Table 3.6: OPENVINO Installation Guide                                    | 40 |
| Table 4.1: Augmentation Techniques and Annotation Files name              | 46 |
| Table 4.2: Sample of Augmentation Output                                  | 48 |
| Table 4.3: Training Annotation Formats                                    | 49 |
| Table 4.4: Faster RCNN and YoloV3 mAP and Loss Scores                     | 51 |
| Table 4.5: Ground Truth with YoloV3 and Faster RCNN Detections            | 53 |
| Table 4.6: Models Training Time   | 55 |



# LIST OF SYMBOLS AND ABBREVIATIONS

| 2D    | : | 2 Dimensions                      |
|-------|---|-----------------------------------|
| ALU   | : | Arithmetic Logic Unit             |
| AOI   | : | Automated Optical Inspection      |
| API   | : | Application Programming Interface |
| AVI   | : | Automated Vision Inspection       |
| BFLOP | : | Billion Floating Point Operations |
| CNN   | : | Convolutional Neural Network      |
| CPU   | : | Central Processing Unit           |
| DLDT  | : | Deep Learning Deployment Toolkit  |
| DNN   | : | Deep Neural Network               |
| DSLR  | : | Digital Single-Lens Reflex        |
| FN    | : | False Negative                    |
| FP    | : | False Positive                    |
| FPGA  | : | Field-Programmable Gate Array     |
| FPN   | : | Feature Pyramid Networks          |
| FVI   | : | Final Vision Inspection           |
| GPU   | : | Graphical Processing Unit         |
| HOG   | : | Histogram of Oriented Gradients   |
| IC    | : | Integrated Circuit                |

🔘 Universiti Teknikal Malaysia Melaka

- IoU : Intersection of Union
- IPU : Imaging Processing Unit
- IR : Intermediate Representation
- JPG : Joint Photographic Group
- mAP : Mean Average Precision
- PCB : Printed Circuit Board
- PNG : Portable Network Graphics
- R-CNN : Region Convolutional Neural Network
- ROI : Region of Interests
- RPN : Region Proposal Network
- SIFT : Scale-Invariant Feature Transform
- SSD : Single Shot Multibox Detector
- SVM : Support Vector Machine
- TP : True Positive
- UTeM : Universiti Teknikal Malaysia Melaka
- VPU : Vision Processing Unit
- YoloV3 : You Only Look Once Version 3

# **LIST OF APPENDICES**

| Appendix A: UTeM Annotation and Augmentation Tool                           | 67 |
|---|----|
| Appendix B: Converting from original annotation format to Yolo annotation   | 75 |
| format  | 15 |
| Appendix C: Generating Training and Validation text files for Yolo Training | 77 |

## **CHAPTER 1**

## **INTRODUCTION**

#### 1.1 Project Background

The machine-controlled inspection of Printed Circuit Boards (PCBs) serves a purpose that is long-established in technology. the aim is to alleviate human inspectors of the tedious and inefficient task of trying to find those defects in PCBs that could lead on to electrical failure. As an example, circuit breaks have rather obvious implications for electrical failure, and human inspectors typically miss those defects. It is merely arduous to visually examine many thousands of printed wires with parts placement, every couple of thousandths of a feet across, for several hours each day without any mistakes or misses that can cause a lot of problem in production line. Such mistakes, whereas dead perceivable, also are pricey. The time is anticipated once the print circuit boards are going to be thus fine that human inspectors should use



microscopes instead of the magnifying glasses currently in use. With the rapidmovement limitations of microscopic viewing, the unskillfulness of human scrutiny is going to be intolerable. Automated, machine based mostly, scrutiny relieves this drawback by providing a machine computer vision solution. Obviously, there square measure employment, and wide-ranging economic implications of such technology that should be thought of alongside the technology itself. So, Inspection automation has become a unique and important tool to boost quality in printed circuit board (PCB) manufacturer factories. Nowadays Manufacturing Industries needs machinecontrolled inspection since, within the fabrication processes, there square measure uncertainties, tolerances, defects, relative position and orientation errors, which may be analyzed by vision sensing, Machine algorithms and Deep Neural Networks.

This project proposes an approach for printed circuit board (PCB) component locator using the power of most recent deep learning networks that could achieve an impressive result in purpose of inspection automation, the main function of this project is generating data that includes the location, dimensions and categories of each component, this data can help in generating inspection board recipe. Currently this recipe is created for each new board in production line manually by operator using a custom-made bounding box drawing mechanism and type selection for each component.

During my project, a comparison between YoloV3[8] and Faster R-CNN [9] object detection networks will be made as a component locator by training both networks on provided electronics board datasets [10].



Figure 1.1: Part of PCB Inspection Process

As shown in figure 1, stage 1 shown the procedures that operators follow for a new board in their production line. The operator needs to draw a bounding box around each component and select component's family, type and other parameters that can help in specifying suitable inspection algorithm. This operation is time costly and need much efforts and concentration of the operator. So, my project will be focusing in generating new board recipe or even help in automating part of this inspection stage by allocating, localizing each component and classify some this component, on the other hand the second stage is nearly automated by a lot of popular algorithms in imaging processing fields, and it is nearly stable and required less operator efforts and time.

#### 1.3 Objectives of the Research

- i. To develop annotation and augmentation software for dataset preparation.
- ii. To train, test and compare IC component locator based on object detection network (YoloV3 vs Faster R-CNN)
- iii. To deploy our IC component locator on Intel CPU computer using OPENVINO software development kit.

#### 1.4 Scope of Work

In purpose of automated inspection, a problem statement has been issued about operator manually select and draw bounding box around ROI for each component once there is a new board design and choose the suitable inspection algorithm, so by developing an automated component locator using DNN and CNN, we will be able to save the operator time and effort by automatically identify the ROI for each component, that will help operator in choosing the suitable inspection algorithm in faster way. My network will be developed on Tensorflow or caffe2 framework using python programming language in purpose of reaching  $\pm 10$  px localization of component body size. Finally, we will optimize our network and deploy it on intel CPU computer using OPENVINO software development kit.

#### 1.5 Report Structure

This thesis is organized and arranged into 5 major chapters. In chapter 1, the overview of PCB inspection is discussed in the project background. In addition, the problem statement, objective and scope of work will be outlined clearly in this section. In chapter 2, the past studies related to PCB automated inspection will be included in this chapter. In chapter 3, all relevant experiments and techniques used in this project will be mentioned in detail. As well as a flowchart of system will be discussed. In chapter 4, the performance of our system will be recorded and interpreted in term of accuracy, computation time and reliability. In last chapter, a conclusion will be drawn from this project. In addition, the recommendation for the future plan which related to the project will be made in this section.



## **CHAPTER 2**

## **BACKGROUND STUDY**

#### 2.1 INSPECTION CATEGORIES

In PCB manufacturing industries, Optical inspection has been grownup quickly in past few decades. It is currently serving a very important role in fabrication and mass production process. Most PCB manufacturing players are currently relying on AOI machines to detect and report different kind of defects on boards when photoprinting or etching. Notwithstanding, AVI (Automated Vision Inspection) that generally additionally referred to as FVI (final vision inspection) is growing in an exceedingly comparatively quick pace, however not nevertheless wide used in the market. AOI and AVI machines are different categories of inspection machines with different function, however their operating concept still similar. several technologies of AVI are designed from AOI. The PCB makers are currently using AOI and AVI

