OPTIMIZATION OF GRAPHENE FIELD-EFFECT TRANSISTOR (GFET) DEVICE USING TAGUCHI-BASED GRA

MUHAMMAD ARIFF AFFIAN BIN CHE LAH

UNIVERSITI TEKNIKAL MALAYSIA MELAKA

C Universiti Teknikal Malaysia Melaka

OPTIMIZATION OF GRAPHENE FIELD-EFFECT TRANSISTOR (GFET) USING TAGUCHI-BASED GRA

MUHAMMAD ARIFF AFFIAN BIN CHE LAH

This report is submitted in partial fulfilment of the requirements for the degree of Bachelor of Electronic Engineering with Honours

> Faculty of Electronic and Computer Engineering Universiti Teknikal Malaysia Melaka

> > 2018



AL MALAYSIA MA		
ANA ANA		ToV
IL SE	U	IEN
the last		
ڪل مليسيا مارڪ		پوہر سیبي نیھ

UNIVERSITI TEKNIKAL MALAYSIA MELAKA FAKULTI KEJUTERAAN ELEKTRONIK DAN KEJURUTERAAN KOMPUTER

BORANG PENGESAHAN STATUS LAPORAN PROJEK SARJANA MUDA II

Tajuk Projek

OPTIMIZATION OF GRAPHENE FIELD-EFFECT TRANSISTOR (GFET) USING TAGUCHI-BASED GRA 2017/2018

Sesi Pengajian

:

Saya <u>MUHAMMAD ARIFF AFFIAN BIN CHE LAH</u> mengaku membenarkan laporan Projek Sarjana Muda ini disimpan di Perpustakaan dengan syarat-syarat kegunaan seperti berikut:

- 1. Laporan adalah hakmilik Universiti Teknikal Malaysia Melaka.
- 2. Perpustakaan dibenarkan membuat salinan untuk tujuan pengajian sahaja.
- 3. Perpustakaan dibenarkan membuat salinan laporan ini sebagai bahan pertukaran antara institusi pengajian tinggi.
- 4. Sila tandakan (✓):

(Mengandungi maklumat yang berdarjah keselamatan atau kepentingan Malaysia **SULIT*** seperti yang termaktub di dalam AKTA RAHSIA RASMI 1972) (Mengandungi maklumat terhad yang **TERHAD*** telah ditentukan oleh organisasi/badan di mana penyelidikan dijalankan. **TIDAK TERHAD** Disahkan oleh: (TANDATANGAN PENULIS) (COP DAN TANDATANGAN PENYELIA) Alamat Tetap: Lot 1923, Jalan sentosa, Kg air tawar, 22200 Kg raja, Terengganu Tarikh : 25 Mei 2018 Tarikh : 25 Mei 2018

*CATATAN: Jika laporan ini SULIT atau TERHAD, sila lampirkan surat daripada pihak berkuasa/organisasi berkenaan dengan menyatakan sekali tempoh laporan ini perlu dikelaskan sebagai SULIT atau TERHAD.

DECLARATION

I declare that this report entitled "Optimization of Graphene Field-Effect Transistor (GFET) using Taguchi-based GRA" is the result of my own work except for quotes as cited in the references.

Signature	:	
Author	:	MUHAMMAD ARIFF AFFIAN BIN CHE LAH
Date	:	

APPROVAL

I hereby declare that I have read this thesis and in my opinion this thesis is sufficient in terms of scope and quality for the award of Bachelor of Electronic Engineering with Honours.

Signature	:	
Supervisor Name	:	DR FAUZIYAH BINTI SALEHUDDIN
Date	:	



DEDICATION

To my beloved family members,

To my supportive supervisor,

And to my friends.



ABSTRACT

The aim of this research is to optimize the process parameters variations of graphene field-effect transistor (GFET) device using Taguchi-based grey relational analysis (GRA). The process of the device was initially stimulated using ATHENA module of Silvaco TCAD meanwhile the electrical characterization was carried out using an ATLAS module of Silvaco TCAD. The electrical characteristics that being calculated were threshold voltage (V_{th}) , drive current (I_{on}) , leakage current (I_{off}) , current state ratio (I_{on}/I_{off}) and sub-threshold slope (SS). The L₉ orthogonal array (OA) method, signal-to-noise ratio (SNR) and analysis of variance (ANOVA) were used to analyze the effect the process parameters. The process parameters that were used are halo implant energy, halo implant dose, source/drain (S/D) implant energy and S/D implant dose with noise factors which were halo implant tilt angle and S/D implant tilt angle. All the experimental values are converted to grey relational grade (GRG) and the level of process parameter with the highest GRG are selected as the most optimal level. The values of I_{on} , I_{off} , I_{on}/I_{off} and V_{th} after optimization approaches were 612.21µA/µm, 0.69nA/µm, 1.04E6 and 0.548V respectively. Most of the results obtained were within the range and met the requirement of low power (LP) technology for the year 2015 as predicted by International Technology Roadmap Semiconductor (ITRS) 2013. As a conclusion, the design of GFET has successfully been created and through the Taguchi-based GRA, the optimal solution for the robust design of the devices has successfully been achieved.

ABSTRAK

Tujuan kajian ini adalah untuk mengoptimumkan variasi parameter terhadap peranti graphene transistor (GFET) menggunakan kaedah analisis hubungan Grey (GRA) berasaskan Taguchi. Proses bagi peranti disimulasikan dengan menggunakan modul ATHENA Silvaco TCAD sementara pencirian eletrikal dijalankan menggunakan modul ATLAS Silvaco TCAD. Ciri-ciri eletrikal yang telah dikira adalah voltan ambang (Vth), arus pacu (I_{on}), arus bocor (I_{off}), nisbah arus (I_{on}/I_{off}) dan subthreshold slope (SS). Kaedah L₉ orthogonal array (OA), nisbah isyarat-kepada-bunyi (SNR) dan variasi analisis (ANOVA) telah digunakan untuk menganalisis kesan kepada parameter proses. Parameter proses yang telah digunakan adalah halo implant energy, halo implant dose, source/drain (S/D) implant energy dan S/D implant dose dengan faktor bunyi adalah halo implant tilt angle dan S/D implant tilt angle. Semua nilai eksperimen ditukar kepada grey relational grade (GRG) dan paras parameter proses dengan GRG tertinggi dipilih sebagai tahap paling optimum. Nilai bagi I_{on} , I_{off} , I_{on}/I_{off} dan V_{th} selepas dioptimumkan adalah 612.21µA/µm, 0.69nA/µm, 1.04E6 dan 0.548V masing-masing. Kebanyakan keputusan adalah didalam julat yang dibenarkan dan memenuhi keperluan yang telah ditetapkan oleh teknologi kuasa rendah (LP) untuk tahun 2015 yang telah ditetapkan oleh International Technology Roadmap Semiconductor (ITRS) 2013. Sebagai kesimpulan, reka bentuk GFET telah berjaya direka dan melalui kaedah GRA berasaskan Taguchi, penyelesaian optimum untuk reka bentuk yang teguh bagi peranti telah berjaya dicapai

ACKNOWLEDGEMENTS

In the name of Allah, the Most Gracious and the Most Merciful, all praises and thanks to Allah S.W.T as I have successfully finished this final year project. Firstly, I would like to express my thanks and appreciation to my supervisor, Dr. Fauziyah binti Salehuddin, who had been very helpful and supportive as she always help me in finishing my thesis. Her willingness to educate me in this project had been such a great help.

Apart from that, my deepest appreciation to my family members especially my parents, Che Lah bin Latif and Normah binti Hamid, other lecturers and friends for their supports and encouragements that led to my achievement. Last but not least, many thanks to all who directly or indirectly assisted me upon the accomplishment of this project.

TABLE OF CONTENTS

Decl	laration	
Арр	oroval	i
Dedi	ication	i
Abst	tract	i
Abst	trak	ii
Ack	nowledgements	iii
Tabl	le of Contents	iv
List	of Figures	ix
List	of Tables	xi
List	of Symbols and Abbreviations	xiii
CHA	APTER 1 INTRODUCTION	14
1.1	Background	14
1.2	Objectives of This Project	17
1.3	Problem Statement	17

1.4	Scope of Project	17
1.5	Report structure	18
СНА	APTER 2 BACKGROUND STUDY	19
2.1	Introduction	19
2.2	Moore's Law	19
2.3	Introduction to Integrated Circuit	20
	2.3.1 Complementary Metal oxide Semiconductor (CMOS)	20
	2.3.2 Intrinsic and Extrinsic Semiconductors	21
	2.3.2.1 <i>n</i> -Type Semiconductor	21
	2.3.2.2 <i>p</i> -Type Semiconductor	22
	2.3.2.3 The <i>pn</i> junction	23
2.4	Introduction to Graphene	23
	2.4.1 Applications of Graphene	25
	2.4.1.1 Graphene in other fields	26
2.5	Graphene Field-Effect Transistor	28
	2.5.1 Current-Voltage (I-V) Characteristics	28
	2.5.2 Application of GFET	29
2.6	Bilayer Graphene FET (Bi-GFET)	29
2.7	Taguchi Method	31
	2.7.1 Taguchi-based Grey Relational Analysis	31

v

2.8	Silvaco Software	32		
	2.8.1 Athena Module	33		
	2.8.2 Atlas Module	33		
СНА	CHAPTER 3 METHODOLOGY			
3.1	Introduction	34		
3.2	Overall method of the project	34		
	3.2.1 Device Fabrication using Athena	36		
3.3	Virtual fabrication using Athena module	37		
	3.3.1 Mesh and Substrate Material Establishment	37		
	3.3.2 Well oxidation	37		
	3.3.3 Gate oxide growth	37		
	3.3.4 Bilayer Graphene Formation	38		
	3.3.5 Metal Gate Formation	39		
	3.3.6 Halo Implantation	40		
	3.3.7 Sidewall Spacer	40		
	3.3.8 Source/Drain Impantation	41		
	3.3.9 PECVD and BPSG Oxide Deposition	42		
	3.3.10 Pattern Source/Drain Contact	42		
	3.3.11 Aluminium Metalization	43		
	3.3.12 Mirror MOSFET-like GFET Structure	44		

3.4	Device Simulation Using Atlas Module	44
3.5	Taguchi Method for Optimization Approach	45
	3.5.1 Identification of Process Parameter	47
	3.5.2 Selection of Orthogonal Array	47
	3.5.3 Analysis of Variance (ANOVA)	48
	3.5.4 Confirmation Run	48
3.6	Taguchi-based Grey Relational Analysis	49
СНА	PTER 4 RESULTS AND DISCUSSION	50
4.1	Introduction	50
4.2	MOSFET-like GFET	50
4.3	L9 Orthogonal Array (OA) of Taguchi Method	54
	4.3.1 Data and value for electrical characteristics	56
	4.3.2 Signal to Noise Ratio	59
	4.3.3 Prediction of S/N Ratio	62
	4.3.4 Analysis of Variance (ANOVA)	66
	4.3.5 Confirmation Test for Taguchi method	68
4.4	Grey Relational Analysis Method	69
	4.4.1 Grey Relational Coefficient (GRC) and Grey Relational Grade (GRC72	G)
	4.4.2 Analysis of Variance (ANOVA) for GRG	75
	4.4.3 Confirmation Test	77

4.5	Discussion	78
CHA	PTER 5 CONCLUSION AND FUTURE WORKS	81
5.1	Conclusion	81
5.2	Future Works	83
REFI	ERENCES	84

LIST OF FIGURES

1.1: N-type semiconductor design	15
1.2: Graphene structure	16
Figure 2.1: <i>n</i> -doped silicon	21
Figure 2.2: <i>n</i> -Type doping process	22
Figure 2.3: <i>p</i> -doped	22
Figure 2.4: <i>p</i> -Type doping process	22
2.5: The <i>pn</i> junction	23
Figure 2.6: Honeycomb lattice of graphene.	24
Figure 2.7: Graphene's forms.	24
Figure 2.8: Lattice structure of graphene.	25
2.9: The electronic dispersion of graphene.	25
Figure 2.10: Transfer characteristics	29
Figure 3.1: Overall method	35
Figure 3.2: Virtual fabrication	36
Figure 3.3: The initial mesh grid structure of bulk silicon with boron implanted	37
Figure 3.4: Gate oxide growth	38

Figure 3.5: Bilayer graphene formation.	39
Figure 3.6: Deposited metal gate.	39
Figure 3.7: Halo implantation process.	40
Figure 3.8: Sidewall spacer process.	41
Figure 3.9: Source/drain implantation.	41
Figure 3.10: PECVD and BPSG oxide deposition process.	42
Figure 3.11: Pattern Source/Drain Contact.	43
Figure 3.12: Aluminium etching process.	43
Figure 3.13: Mirroring process.	44
Figure 3.14: Flowchart of Atlas steps.	45
Figure 3.15: Flowchart of Taguchi Method Approach	46
Figure 3.16: Optimization of process parameters using a combination of Based GRA method flowchart.	Taguchi- 49
Figure 4.1: Contour mode the MOSFET-like GFET device.	52
Figure 4.2: Cross section of the MOSFET-like GFET device.	52
Figure 4.3: Graph of ID-VD for MOSFET-like GFET.	53
Figure 4.4: Graph of sub-threshold ID-VG for MOSFET-like GFET.	53
Figure 4.5: Output window of MOSFET-like GFET.	54
Figure 4.6: S/N graph of Vth .	63
Figure 4.7: S/N graph of <i>Ion</i> .	64
Figure 4.8: S/N graph of <i>lonloff</i> .	64
Figure 4.9: Graph of <i>Id</i> versus <i>Vg</i> characteristics.	80

LIST OF TABLES

Table 2.1: Graphene in Biological Engineering and Optical Electronics fields.	26
Table 3.1: Process Parameters selected	47
Table 3.2: Taguchi Experimental Layout using L9 Orthogonal Array (OA)	48
Table 4.1: Original value of process parameters.	55
Table 4.2: Process parameters and their levels.	55
Table 4.3: Noise factors and their levels.	55
Table 4.4: Multiple levels of process parameters.	55
Table 4.5: Combination of noise factors and process parameter table.	56
Table 4.6: Threshold voltage values.	57
Table 4.7: Drive current values.	57
Table 4.8: Current state ratio values.	58
Table 4.9: Leakage current values.	58
Table 4.10: Sub-threshold slope characteristic values.	59
Table 4.11: Value of <i>Vth</i> for the mean, variance and S/N ratio.	61
Table 4.12: Value of <i>Ion</i> for mean squares of sum and S/N ratio.	61
Table 4.13: Value of <i>IonIoff</i> ratio for mean squares of sum and S/N ratio.	61

Table 4.14: Prediction S/N ratio for nominal-the-best of <i>Vth</i> .	63
Table 4.15: Prediction S/N ratio for larger-the-best of Ion .	65
Table 4.16: Prediction S/N ratio for larger-the-best of IonIoff ratio.	66
Table 4.17: Result of ANOVA on <i>Vth</i> .	66
Table 4.18: Result of ANOVA for <i>Ion</i> .	67
Table 4.19: Result of ANOVA for <i>IonIoff</i> ratio.	67
Table 4.20: Comparison of factor effect and selected optimal levels.	68
Table 4.21: Best combination of process parameters.	68
Table 4.22: Result with new optimal levels.	69
Table 4.23: Electrical characteristics based on Taguchi method.	70
Table 4.24: Normalize sequences of electrical characteristics.	71
Table 4.25: Deviation sequences of the electrical characteristics.	71
Table 4.26: Computed GRC and GRG.	74
Table 4.27: GRG of process parameters at different level.	74
Table 4.28: Results of ANOVA for GRG.	77
Table 4.29: Best combination of process parameters.	78
Table 4.30: Results of electrical characteristics with new optimal levels.	78
Table 4.31: Optimum values for electrical characteristics.	79



LIST OF SYMBOLS AND ABBREVIATIONS

CMOS	:	Complementary metal oxide semiconductor	
MOSFET	:	Metal oxide semiconductor field-effect transistor	
OLED	:	Organic light-emitting diode	
R&D	:	Research and development	
GFET	:	Graphene field-effect transistor	
GRA	:	Grey relational analysis	
LP	:	Low power	
ITRS :		International Technology Roadmap of Semiconductor	
Bi-FET	:	Bilayer field-effect transistor	
$S_I O_2$:	Silicon dioxide	
TCAD	:	Technology computer aided design	
Bi-GFET	:	Bilayer graphene field effect transistor	
DNA	:	Deoxyribonucleic acid	
ITO	:	Indium tin oxide	
V_0	:	Neutrality point	
SNM	:	Special nuclear material	

	S _I C	:	Silicon carbide		
	GNRFET	:	Graphene Nano ribbon field-effect transistor		
	ULSI	:	Ultra large scale integration		
	2D	:	Two dimensional		
	EDA	:	Exploratory data analysis		
	1D	:	One dimensional		
	3D	;	Three dimensional		
	DC	:	Direct current		
	AC	;	Alternating current		
	V_{TH}	:	Threshold voltage		
	I _{ON}	:	Drive current		
	I _{OFF}	:	Leakage current		
	I _{ON} /I _{OFF}	:	Current state ratio		
	<i>I</i> _D :		Drain current		
	V_G	:	Gate voltage		
	HfO ₂	:	Hafnium dioxide		
	WSi ₂	:	Tungsten silicide		
	Si_3N_4	:	Silicon nitride		
	BPSG	:	Boron phosphor silicate glass		
	PMD :		Pre-metal dielectric		
OA :		:	Orthogonal analysis		
	S/N	:	Signal to noise ratio		
	ANOVA	:	Analysis of variance		

SSQ	:	Sum of squares
DF	:	Degree of freedom
GRC	:	Grey relational coefficient
GRG	:	Grey relational grade
SS	:	Sub-threshold slope
MSSQ	:	Mean sum of squares
IC	:	Integrated circuit
S/D	:	Source/Drain
ANN	:	Analysis neural network

CHAPTER 1

INTRODUCTION

1.1 Background

Moore's law is predicated on shrinking the critical features of the planar process which is the smaller these features, the more the bits that can be packed into the given area. The most critical feature size is the physical gate length as shrinking it not only makes transistor smaller, it makes it faster. Simply, Moore's law postulates that the level of chip complexity that can be manufactured for minimal cost is an exponential function that doubles in a period of time [1]. Where Ct = Component count in a period t, Ct-1 = Component count in the prior period.

$$Ct = 2 \cdot Ct - 1 \tag{1.1}$$

The amazing advancements to date in Complementary Metal Oxide Semiconductor (CMOS) technology have come primarily from scaling which is reducing the critical dimensions of the transistors. This has been accomplished by advances in photolithography, innovations in the fabrication processes, and the use of new materials. One important approach is to increase the electron and hole mobility [1]. CMOS is the technology that constructed integrated circuits that also used in microprocessor and microcontroller. Typical design style with CMOS uses complementary and symmetrical pairs of p-type and n-type metal oxide semiconductor field effect transistors (MOSFETs) for logic functions [2]. CMOS transistors have inherent parasitic structures, such as diodes, resistors, and the capacitors, whereas the whole circuit may have inductor properties in the signal lines [3].



1.1: N-type semiconductor design

Graphene is allotrope of carbon in the form of a two-dimensional, atomicscale, hexagonal lattice in which one atom forms each vertex [12]. Bilayer graphene is a material consisting of two layers of graphene which can be made by exfoliation from graphite [11]. It has zero band-gap and can behave like semiconductor. The energy dispersion of graphene is conical and has large modification in the carrier density [4].



1.2: Graphene structure

The application has widely increased nationwide. It is therefore expected to be applied to various electronic devices, such as transistors, interconnects, transparent electrodes, sensors, and new-principle devices [5]. Graphene is mostly being develop in room-temperature high resolution semiconductor radiation spectrometer because it has a negligible intrinsic capacitance [6]. The interest in graphene has mobilized both academic and industry realms making it an ideal candidate for the design of modern nano-scale transistors, chemical and biosensors, flexible and organic light-emitting diodes (OLEDs) displays, solar and fuels [7].

Robust design methods or commonly Taguchi method that created by Genichi Taguchi, is to increase the quality of goods mostly in engineering. This method will function in solving the multiple parameter optimization with less of experiments [8]. Robust engineering is an engineering optimization strategy ideally used for the development of the new technologies in the areas of product and process design. It represents the application of Taguchi Methods at the start of R&D or advanced product. It also concentrates on identifying the ideal functions for a specific technology. Then, it concentrates on selectively choosing the best nominal values of the design parameters that optimize performance reliability at lowest cost [9].