# DESIGN AND DEVELOPMENT OF SYSTEM ON CHIP FOR SMART SIGN LANGUAGE TRANSLATOR GLOVE

HO JOO JIE

UNIVERSITI TEKNIKAL MALAYSIA MELAKA

# DESIGN AND DEVELOPMENT OF SYSTEM ON CHIP FOR SMART SIGN LANGUAGE TRANSLATOR GLOVE

#### HO JOO JIE

This report is submitted in partial fulfilment of the requirements for the degree of Bachelor of Electronic Engineering with Honours

> Faculty of Electronic and Computer Engineering Universiti Teknikal Malaysia Melaka

> > 2018



#### UNIVERSITI TEKNIKAL MALAYSIA MELAKA

FAKULTI KEJUTERAAN ELEKTRONIK DAN KEJURUTERAAN KOMPUTER

## BORANG PENGESAHAN STATUS LAPORAN PROJEK SARJANA MUDA II

Tajuk Projek : Design and Development of System on Chip for

Smart Sign Language Translator Glove

Sesi Pengajian : 2017/2018

Saya <u>HO JOO JIE</u> mengaku membenarkan laporan Projek Sarjana Muda ini disimpan di Perpustakaan dengan syarat-syarat kegunaan seperti berikut:

- 1. Laporan adalah hakmilik Universiti Teknikal Malaysia Melaka.
- 2. Perpustakaan dibenarkan membuat salinan untuk tujuan pengajian sahaja.
- 3. Perpustakaan dibenarkan membuat salinan laporan ini sebagai bahan pertukaran antara institusi pengajian tinggi.
- 4. Sila tandakan (✓):

SULIT*	(Mengandungi maklumat yang berdarjah keselamatan atau kepentingan Malaysia seperti yang termaktub di dalam AKTA RAHSIA RASMI 1972)
TERHAD*	(Mengandungi maklumat terhad yang telah ditentukan oleh organisasi/badan di mana penyelidikan dijalankan.
TIDAK TERHAD	
	Disahkan oleh:
(TANDATANGAN PENULIS)	(COP DAN TANDATANGAN PENYELIA)
Alamat Tetap: 56, Jalan EH 46 Taman Evergreer Heights, 83000 Batu Pahat Johor	2 1
Tarikh:	Tarikh :

\*CATATAN: Jika laporan ini SULIT atau TERHAD, sila lampirkan surat daripada pihak berkuasa/organisasi berkenaan dengan menyatakan sekali tempoh laporan ini perlu dikelaskan sebagai SULIT atau TERHAD.

### **DECLARATION**

Smart Sign Language Translator Glove" is the result of my own work exc	ept for
quotes as cited in the references.	
Signature :	
Author :	

I declare that this report entitled "Design and Development of System on Chip for

Date

### **APPROVAL**

I hereby declare that I have read this thesis and in my opinion this thesis is sufficient				
in terms of scope and quality	in terms of scope and quality for the award of Bachelor of Electronic Engineering with			
Honours.				
Signature	:			
Supervisor Name	:			
Date	:			

## **DEDICATION**

This thesis is dedicated to my family and Lee Chi Kee.

### **ABSTRACT**

Typical sign language translator glove utilize general purpose microcontroller or microprocessor module which is higher in power consumption due to unused General Purpose Input Output (GPIO) and other functional blocks. Thus, a System-on-Chip (SoC) is designed using Intel 8051 Intellectual Property (IP) core as a substitution for the conventional microcontroller module to achieve higher integration while reduce the power consumption. In this work, a sign language translator glove for speech impaired community has been developed as the application. Trend of changes in sensors are used as the input of the system through the Inter-Integrate Circuit (I2C). The manipulated data will be transmitted though UART bus protocol to a Bluetooth Low Energy (BLE) module. The data is received by an Android smartphone for comparing with the database that are stored on Firebase Cloud Database and it will produces the corresponding output of the gesture through the speaker and display. Validation, simulation, verification and synthesis of the proposed design are implemented using Synopsys tools in SilTerra 180nm process technology to produce the final layout (GDSII) that is fabrication-ready. Zedboard SoC Development Board is utilized to simulate the system to validate the functionality of the work. Power optimizing techniques such as clock gating are implemented in order to further reduce the power consumption of the developed system. Effectiveness of techniques used will be evaluated from the aspect of power consumption, delay and layout size. By reducing the power consumption of the IoT devices, this could greatly prolong the battery lifespan of the application which directly increase the possibility of the application to be commercialize as there are no such device on the market currently.

#### **ABSTRAK**

Sarung tangan penterjemah bahasa isyarat biasa menggunakan modul mikropengawal atau modul mikropemproses yang lebih tinggi dalam penggunaan kuasa akibat daripada elemen yang tidak digunakan. Oleh itu, System-on-Chip (SoC) direka menggunakan Intel 8051 harta intelek (IP) sebagai penggantian modul mikrokontroller konvensional untuk mencapai integrasi yang lebih tinggi sambil mengurangkan penggunaan kuasa. Dalam karya ini, sarung tangan penterjemah bahasa isyarat untuk komuniti kurang upaya telah dibangunkan sebagai aplikasi. Trend perubahan dalam sensor digunakan sebagai input sistem melalui Inter-Integrated Circuit (I2C). Data yang dimanipulasi akan dihantar walaupun protokol bas UART ke modul Bluetooth Low Energy (BLE). Data diterima oleh telefon pintar Android untuk membandingkan dengan pangkalan data yang disimpan di Firebase dan ia akan menghasilkan maksud isyarat tangan tersebut dengan pembesar suara dan paparan. Simulasi, pengesahan dan sintesis reka bentuk yang dicadangkan dilaksanakan dengan menggunakan alat-alat Synopsys dalam teknologi proses SilTerra 180nm untuk menghasilkan susunan akhir (GDSII) yang siap sedia untuk difabrikasi. Zedboard digunakan untuk mensimulasikan sistem untuk mengesahkan kefungsian sistem tersebut. Teknik pengoptimuman kuasa seperti "clock gating" dilaksanakan untuk mengurangkan lagi penggunaan kuasa sistem yang dibangunkan. Keberkesanan teknik yang digunakan dinilai dari aspek penggunaan kuasa, kelewatan dan saiz litar bersepadu. Dengan mengurangkan penggunaan kuasa, ini dapat memanjangkan jangka hayat bateri aplikasi yang secara langsung meningkatkan kebolehpasaran produk tersebut kerana tidak ada peranti sedemikian di pasaran hari ini.

#### **ACKNOWLEDGEMENTS**

Foremost, I would like to express my sincere thanks to my Final Year Project supervisor, Dr. Wong Yan Chiew for her continuous motivation, guidance and patience along the path to complete my project. I couldn't imagine how am I able to complete my project without all her mentoring. Besides my supervisor, I would like to express my gratitude to Mr Sreedharan Baskara Dass for all the technical supports and knowledge sharing even with his pack schedules. Last but not least, sincere gratitude to all kind souls that directly or indirectly assisted me throughout this hard yet memorable period of my life.

### TABLE OF CONTENTS

Decl	laration	
App	proval	
Ded	lication	
Abs	tract	i
Abs	trak	iii
Ack	nowledgements	v
Tab	ole of Contents	vi
List	of Figures	xi
List	of Tables	xiii
List	of Symbols and Abbreviations	xiv
List	of Appendices	xv
CHA	APTER 1 INTRODUCTION	16
1.1	Project Background	16
1.2	Problem Statement	17
1.3	Objective	18
1 4	Scope of Work	19

		vii
1.5	Chapter Organization	20
СНА	APTER 2 LITERATURE REVIEW	21
2.0	Sign Language Translator Glove	21
2.1	Smart Sign Language Translator Glove Components	24
	2.1.1 Flex sensor	25
	2.1.2 Microcontroller/ microprocessing unit	27
	2.1.3 Bluetooth Module	27
2.2	Android Application	28
2.3	IP-Reuse	30
	2.3.1 DW 8051 IP Core	30
2.4	System on a Chip (SoC)	33
	2.4.1 Field Programmable Logic Array (FPGA) Board	34
	2.4.2 Synopsys tools	34
	2.4.3 Advanced Microcontroller Bus Architecture (AMBA)	34
	2.4.3.1 Terminology	35
	2.4.3.2 Advanced Peripheral Bus (APB)	36
	2.4.3.3 Advanced System Bus (ASB)	36
	2.4.3.4 Advanced High-Performance Bus (AHB)	37
	2.4.3.5 Advanced eXtensible Interface (AXI)	38
	2.4.4 Inter-Integrated Circuit I2C	38

		viii
	2.4.4.1 DW_apb_i2c	38
	2.4.4.2 DW_apb_i2c features:	39
2.5	Power Optimization Technique	39
	2.5.1 Clock Gating	40
2.6	Conclusion	42
CHA	APTER 3 METHODOLOGY	43
3.1	Overall Project Development	44
3.2	Sign Language Translator Glove	47
3.3	Vivado Design Suite	50
3.4	Keil μVision	52
3.5	Synopsys tools	52
	3.5.1 VCS	53
	3.5.2 Design Compiler (DC)	53
	3.5.3 Integrated Circuit Compiler (ICC)	53
CHA	APTER 4	54
4.1	Hardware construction	54
4.2	Android Application with MIT App Inventor	56
4.3	Results of translation	62
4.4	Conclusion	64
CHA	APTER 5 design of system on chip	65

		ix
5.1	Design Specification	66
5.2	Vivado Design Suite	67
	5.2.1 Design of System	67
	5.2.1.1 DW 8051 IP Core	67
	5.2.1.2 Input Reset	68
	5.2.1.3 Power on Reset	69
	5.2.1.4 Clock Wizard	69
	5.2.1.5 Random Access Memory (RAM)	69
	5.2.1.6 ROM	70
	5.2.1.7 Input/ Output (I/O) Port	70
	5.2.1.8 Connector Port	70
	5.2.2 Simulation	71
	5.2.3 I/O Planning	72
	5.2.4 Synthesize	73
5.3	Synopsys Tools	74
	5.3.1 VCS Simulator	74

Comparison between developed design and conventional microcontroller in

term of power consumption, layout size and timing delay

C Universiti Teknikal Malaysia Melaka

74

75

77

5.3.2 Design Compiler (DC)

5.4

5.3.3 Integrated Circuit Compiler (ICC)

5.5	Comparison of developed design with and without clock gating technique	in
	term of power consumption and layout size	78
5.6	Comparison of reports in terms of timing, area and power analysis for developed design with clock gating technique implemented in both DC ar ICC	nd 80
5.7	Conclusion	82
СНА	PTER 6 CONCLUSION AND FUTURE WORKS	84
6.1	Conclusion	84
6.2	Future works	86
REF	ERENCES	87
APP	ENDICE A	91
APP	ENDICE B	115
APP	ENDICE C	125
APP	ENDICE D	134
APP	ENDICE E	143

### LIST OF FIGURES

Figure 2.1 Flex Sensor	25
Figure 2.2 Variable resistor reading of flex sensor	26
Figure 2.3 Simulation Of Voltage Divider With Flex Sensor	26
Figure 2.4 Arduino Nano	27
Figure 2.5 Bluetooth Low Energy (BLE)	28
Figure 2.6 MIT App Inventor 2 Graphical User Interface	29
Figure 2.7 DW8051 Interface Signals	31
Figure 3.1 Overall Methodology Flow	44
Figure 3.2 Sign Language Translator Glove Prototype	47
Figure 3.3 Voltage divider circuit where R1is the flex sensor as a variable resistor	48
Figure 3.4 ADS 7830 ADC soldered on adapter breakout board	49
Figure 3.5 UART timing diagram during data transmission with txd0 port highligh	ited 49
Figure 3.6 Android application user interface	50
Figure 3.7 Vivado Design Flow	51
Figure 3.8 Keil uVision user interface	52
Figure 4.1 Voltage Divider Circuit with Flex Sensor	55
Figure 4.2 The flex Sensor and Voltage Divider Circuit Wrapped in Shrinking To	ube

Figure 4.3 The Complete Glove with Wiring Connected to the Microcontroller	Unit 56
Figure 4.4 Bluetooth Scanning and Connection	57
Figure 4.5 Spliting of String and Identification of Package Being Received	58
Figure 4.6 Firebase Database	59
Figure 4.7 Get Value from Firebase Database	59
Figure 4.8 When Value from the Database Successfully Fetched	60
Figure 4.9 Comparing the Current Sensors Value with the Range from Database	61
Figure 4.10 Developed Application GUI	62
Figure 4.11 Translation of Gesture for UTeM Soaring Upwards Tag	62
Figure 4.12 Translation of Gesture for Goodbye Tag	63
Figure 4.13 Translation of Gesture for Good Day Tag	63
Figure 5.1 Block Design in Vivado	68
Figure 5.2 Vivado Simulator output waveform	71
Figure 5.3 Vivado Simulator output waveform	72
Figure 5.4 IO Planning	73
Figure 5.5 Synthesized Design	73
Figure 5.6 DC schematic design	74
Figure 5.7 DC RTL Schematic	75
Figure 5.8 DC RTL schematic (expanded)	75
Figure 5.9Final Layout of the Developed Design Without Clock Gating	76
Figure 5.10 Final Layout of the Developed Design With Clock Gating	76

### LIST OF TABLES

Table 5.1 Design Specifications 66
Table 5.2 Table of Comparison Between Developed Design and Conventional Microcontroller In Term of Layout Size 77
Table 5.3 Table of Comparison Between Developed Design and Conventional Microcontroller In Term of Power Consumption 78
Table 5.4 Table of Comparison Between Developed Design with and without Power Optimizing In Term of Power Consumption 79
Table 5.5 Table of Comparison Between Developed Design with and without Power Optimizing In Term of Layout Size 80
Table 5.6 Table of Comparison of Timing Analysis Result Between DC and ICC for Developed Design with Clock Gating 81
Table 5.7 Table of Comparison of Area Analysis Result Between DC and ICC for Developed Design with Clock Gating 81
Table 5.8 Table of Comparison of Power Analysis Result Between DC and ICC for Developed Design with Clock Gating 82

### LIST OF SYMBOLS AND ABBREVIATIONS

ASL : American Sign Language

IC : Integrated Circuit

IoT : Internet of Things

DC : Design Compiler

ICC : Integrated Circuit Compiler

VCS : Verification Compiler Simulator

SoC : System on Chip

ASIC : Application Specific Integrated Circuit

IP : Intellectual Property

RAM : Random Access Memory

UART : Universal Asynchronous Receiver Transmitter

I2C : Inter-Integrated Circuit

BLE : Bluetooth Low Energy

FPGA : Field Programmable Gate Array

### **LIST OF APPENDICES**

Suite	91
Appendix B: Keil μVision Embedded C Coding	115
Appendix C: Synopsys Top Module	125
Appendix D: Synopsys Reports	134
Appendix E: Arduino Coding	143

### CHAPTER 1

### INTRODUCTION

This chapter includes project background, problem statement, objectives, scope of project and chapter organization.

#### 1.1 Project Background

It is predicted that there will be 50 Billion Internet of Things (IoT) devices by the year of 2020. As a results, power consumption of these devices must be minimized in order to cope with the energy generation trend worldwide. In this work, a smart sign language translator glove for speech impaired community has been developed as our application. The movement of hand during sign language will be modelled by finite state machine. Trend of changes in sensors which include flex sensors and gyroscope will be used as the input of the system. Generally, a sign language translator utilize conventional general purpose microcontroller and this type of control unit has a

number of disadvantages such as relatively high power consumption and larger in layout size. Thus, a System on Chip (SoC) design with Application-Specific Integrated Circuit (ASIC) is proposed to substitute conventional microcontroller technology which used in our application. Power optimizing techniques such as clock gating will be tested and implemented in order to further reduce the power consumption of the developed system. Effectiveness of technique used will be evaluated from the aspect of power consumption, time delay and layout size. By reducing the power consumption of the IoT devices, this could greatly prolonged the battery's lifespan of the application. Validation, simulation, verification and synthesis of the proposed design will be implemented using Synopsys tool in SilTerra 180nm process technology node.

#### 1.2 Problem Statement

According to the prediction of Cisco Internet Business Solution Group (IBSG) that in the year of 2020, there would be a total number of 50 billion IoT devices connected worldwide. Assuming the power consumption of one device consume 1W of power and total of 50 billion of devices will consume a total of 50 GW. Moreover, Moore's law states that integrated circuit technology will doubled the number of transistors that could be embedded on a single chip every two years. Thus, future integrated circuit will consume higher power consumption as more number of transistors on a single IC.

Due to the fact that most of the IoT devices required high mobility, the size of power storage must be as compact as possible. Technically speaking, miniature size battery will limit the energy storage which will results in the needs of routinely replacing the power source. To cope with this hiccup, there is drastically demand of low power

consumption. System on Chip (SoC) is able to supersede general purpose microcontroller unit disadvantage in term of power consumption and layout size. In order to design and optimize a low energy consumption application based system, techniques such as clock gating needed to be verified and implemented if all the criteria ranging from power consumption to layout size are met in designing of the system.

#### 1.3 Objective

In this work, there are four objectives that need to be achieved at the end of my research;

- 1. To identify the design parameters for sign language translator.
- 2. To design the embedded system using Verilog language for both Field Programmable Logic Array (FPGA) and Application Specific Integrated Circuit (ASIC) application.
- 3. To synthesize the proposed system into application-specific integrated circuit (ASIC) final layout file that is fabrication-ready.
- 4. To analyze the performance of the developed system in term of power consumption, timing delay and layout size compared to conventional general purpose microcontroller.