DESIGN AND OPTIMIZATION OF 22NM PMOS DEVICE WITH A BI-LAYER OXIDE

NURUL ASHILA BINTI RUBA'IE

UNIVERSITI TEKNIKAL MALAYSIA MELAKA



DESIGN AND OPTIMIZATION OF 22NM PMOS DEVICE WITH BI-LAYER OXIDE

NURUL ASHILA BINTI RUBAIE

This report is submitted in partial fulfilment of the requirements for the degree of Bachelor of Electronic Engineering with Honours

> Faculty of Electronic and Computer Engineering Universiti Teknikal Malaysia Melaka

> > 2018

C Universiti Teknikal Malaysia Melaka



*CATATAN: Jika laporan ini SULIT atau TERHAD, sila lampirkan surat daripada pihak berkuasa/organisasi berkenaan dengan menyatakan sekali tempoh laporan ini perlu dikelaskan sebagai SULIT atau TERHAD.

DECLARATION

I declare that this report entitled "Design and Optimization of 22nm PMOS device with a bi-layer oxide" is the result of my own work except for quotes as cited in the references.

Signature	:	
Author	:	Nurul Ashila binti Ruba'ie
Date		1 Jun 2018



APPROVAL

I hereby declare that I have read this thesis and in my opinion this thesis is sufficient in terms of scope and quality for the award of Bachelor of Electronic Engineering with Honours.

Signature	:	
Supervisor Name	:	Dr. Afifah Maheran binti Abdul Hamid
Date	:	1 Jun 2018



DEDICATION

For ibu and abah.



ABSTRACT

Moore's prediction about his law has created a major roadblock for the metaloxide-semiconductor-field-effect-transistor (MOSFET) to have high performance. Therefore, a comprehensive study of 22 nm PMOS device with a bi-layer oxide has been presented in this project. The objectives are to design and simulate a bi-layer oxide on high-k / metal gate on 22 nm PMOS device by using Silvaco software and to analyse and optimize the electrical characteristics of device by using Taguchi L9 orthogonal array method. A 22 nm PMOS device with a bi-layer oxide was designed using a Silvaco software in ATHENA module while the electrical characteristics are determined by ATLAS overlay. The results of threshold voltage (V_{th}) and leakage current (I_{off}) are -0.289 V \pm 12.7% and 100 nA/µm respectively must be well within the International Technology Roadmap Semiconductor (ITRS) 2012 value. Taguchi's Signal-to-Noise-Ratio (SNR) of nominal-the-best (NTB), the source/drain (S/D) implantation dose has been identified to be a dominant factor while compensation implant is an adjustable parameter for the device for V_{th}. While, by using the SNR of smaller-the-better (STB) determined the best process parameters combination for I_{off}.

ABSTRAK

Ramalan Moore mengenai undang-undangnya telah mewujudkan pelbagai masalah utama untuk logam-oksida-semikonduktor-medan-kesan-transistor (MOSFET) untuk mempunyai prestasi tinggi. Oleh itu, satu kajian terhadap peranti PMOS 22 nm dengan dual lapisan bi-oksida telah dibentangkan dalam projek ini. Objektif projek adalah merekabentuk dan mensimulasikan oksida dual lapisan pada k tinggi / get logam pada peranti PMOS 22 nm dengan menggunakan Silvaco dan mengoptimumkan ciri-ciri elektrik dengan menggunakan kaedah Taguchi L9 ortogonal. Peranti PMOS 22 nm direka menggunakan perisian Silvaco dalam modul ATHENA manakala ciri-ciri elektrik ditentukan oleh modul ATLAS. Keputusan simulasi untuk voltan ambang (V_{th}) dan kebocoran arus (I_{off}) mestilah berada dalam lingkungan nilai Pelan Tindakan Teknologi Semikonduktor Antarabangsa (ITRS) 2012 iaitu -0.289 V \pm 12.7% dan 100 nA/µm. Dengan menggunakan nominal-yang-terbaik (NTB) daripada nisbah isyaratkepada-bunyi (SNR), dos implantasi sumber/longkang (S/D) sebagai faktor yang dominan manakala dos implan pampasan sebagai laras parameter untuk peranti untuk V_{th} manakala Ioff menggunakan kaedah kecil-lebih-baik (STB).

ACKNOWLEDGEMENTS

I would like to express my deepest appreciation to my parents, Mr. Rubaie bin Kastawi and Mrs. Khazira binti Abd Kahar for never stop giving me support in so many ways, for having faith in me and for guiding me through my 4 years of degree life. For this reason, I woke up with purpose and I would try my hardest not to let them down. Thank you so much. It gives me great pleasure to obtain support and help from my supervisor, Dr. Afifah Maheran binti Abd Hamid, who has guide and educate me to finish this final year project. This thesis would have remained a dream and impossible without your constant support, encouragement and patience throughout the Thank you for broadening my knowledge and skills in designing a vear. semiconductor device. In addition, I would like to thank my friends who has been with me through ups and downs during this tough journey especially my project mate, Raja Fatin Hazirah who is always there to help me, Amirul Shafiq, for his constant support. Thank you to Hamizah Fasihah, Nur Diyana and Nur Fidhah for being my best friend along the way. Last but not least, my deepest gratitude to my classmates and batch mates who has directly or indirectly contributed in this journey.

TABLE OF CONTENTS

Declaration	
Approval	
Dedication	
Abstract	i
Abstrak	ii
Acknowledgements	iii
Table of Contents	iv
List of Figures	vii
List of Tables	viii
List of Symbols and Abbreviations	X
List of Appendices	xii
CHAPTER 1 INTRODUCTION	1
1.1 Background	1
1.2 About MOSFET	2
1.2.1 Enhancement Mode	3

	1.2.2 Depletion Mode	4
1.3	Problem Statement	5
1.4	Objectives	6
1.5	Scope of Work	7
1.6	Thesis Organization	9
СНА	APTER 2 BACKGROUND STUDY	11
2.1	Moore's Law	11
2.2	Development of nanoscale MOSFET	12
2.3	Effects of downscaling MOSFET in nanoscale size	12
	2.3.1 High leakage current	13
	2.3.2 Non-optimize threshold voltage (V _{th})	14
	2.3.3 Short-Channel Effects (SCE)	14
	2.3.4 Drain-Induced Barrier Lowering (DIBL)	15
	2.3.5 Hot Carrier Effect (HCE)	15
2.4	A bi-layer oxide on the gate of 22 nm PMOS device	15
2.5	Threshold Voltage (V _{th})	16
2.6	Summary of paper from previous research	17
СНА	APTER 3 METHODOLOGY	21
3.1	General Process Method	21
3.2	Profile Doping Step	24

3.3	Halo Implantation Dose	25
3.4	Source/ Drain Implantation Dose	26
3.5	Compensate Implantation Dose	26
3.6	Taguchi L9 Orthogonal Array Method	26
CHA	APTER 4 RESULTS AND DISCUSSION	28
4.1	Fabrication of the 22 nm PMOS device using TCAD Simulation tools	28
4.2	Full device structure of 22 nm PMOS device with a bi-layer oxide	34
4.3	ATLAS Overlay Results	36
4.4	Results of Taguchi L9 Orthogonal Array Method for V_{th}	39
4.5	Results of Taguchi L9 Orthogonal Array Method for Ioff	45
CHA	APTER 5 CONCLUSION AND FUTURE WORKS	49
5.1	Conclusion	49
5.2	Future Works	50
Арр	endix A	55

LIST OF FIGURES

Figure 1.1 : Basic Construction of N-channel and P-channel MOSFET	2
Figure 1.2 : N-channel and P-channel of enhancement mode of transistor	3
Figure 1.3 : N-channel and P-channel of depletion mode of transistor	4
Figure 1.4 : Summarization of scope of work of project	7
Figure 3.1 : General Process Method	21
Figure 3.2 : Complete Virtual Fabrication Process	24
Figure 4.1 : Full device structure	34
Figure 4.2 : Profile Doping of 22 nm PMOS device	34
Figure 4.3 : A 22 nm gate length of PMOS device	35
Figure 4.4 : Graph of Drain Current vs. Drain Voltage (V_d)	37
Figure 4.5 : Graph of Drain Current (I_d) vs. Gate Voltage (V_g)	37
Figure 4.6 : Control Factor Levels	46

LIST OF TABLES

Table 2.1 : Summary of paper from previous research	17
Table 3.1 : Standard orthogonal array	27
Table 4.1 : Design step of PMOS device	29
Table 4.2 : Process Parameters	36
Table 4.3 : Control Factors and their level	39
Table 4.4 : Noise Factor and their levels	39
Table 4.5 : Process parameters combination from Taguchi	41
Table 4.6: Output response V _{th} , value for p-type MOSFET	41
Table 4.7 : Mean, Variance and SNR Analysis	42
Table 4.8 : S/N Ratio Nominal-the-best values	42
Table 4.9 : Results of ANOVA (Vth)	43
Table 4.10 : Best Setting of Process Parameters V_{th}	44
Table 4.11 : Final results of V_{th} with added noise	44
Table 4.12 : Output Response I_{off} , value for p-type MOSFET	45
Table 4.13 : SN Ratio (Smaller-the-better)	45
Table 4.14 : Results of ANOVA, Ioff	46
Table 4.15 : Best Setting of Process Parameter, Ioff	47

Table 4.16 : Final results of I_{off} with added noise	47
Table 4.17 : Simulation Results vs. ITRS Prediction	48

ix

LIST OF SYMBOLS AND ABBREVIATIONS

ANOVA	:	Analysis of variance
CMOS	:	Complementary metal-oxide-semiconductor
DF	:	Degree of Freedom
DIBL	:	Drain-induced-barrier lowering
FET	:	Field-effect-transistor
Hf	:	Hafnium
IC	:	Integrated circuit
Ioff	:	Leakage current
ITRS	:	International Technology Roadmap Semiconductor
JFET	:	Junction field-effect-transistor
k	:	permittivity
MOSFET	:	Metal Oxide Semiconductor Field Effect Transistor
NTB	:	Nominal-the-Best
O ₂	:	Oxide
PMOS	:	P-type MOSFET
PSG	:	Phosphosilicate Glass
SCE	:	Short-channel-effect
SNR	:	Signal-to-Noise

- Zr : Zirconium

LIST OF APPENDICES

Appendix A: Programming Codes

CHAPTER 1

INTRODUCTION

1.1 Background

In 1974, the chairman emeritus of Intel, Gordon Moore has a long-term prediction under his Moore's Law. He stated that the number of transistors per square inch integrated in a chip will approximately double for every 24 months [1]. Moore's law is an observation and projection of his prediction in a semiconductor industry. For several decades, his prediction proved accurate and semiconductor industry has been using it as a guideline for research development. Therefore, in order to follow Moore's Law, researcher community are working towards getting higher integration densities at faster switching time and reduced power consumption at lower cost. Downscaling the MOSFET not only yields higher integration density but also a higher transistor drive current for faster switching speed and lowering production cost. However, further downscaling the size of transistor has its drawbacks. It will increase short channel effects (SCE), drain induced barrier lowering (DIBL), and hot carrier effect will lead to current leakage and high power consumption [2].



1.2 About MOSFET

Figure 1.1 : Basic Construction of N-channel and P-channel MOSFET

Figure 1.1 [3] shows the basic construction of n-channel and p-channel MOSFET. MOSFET is a device that works electronically and digitally for amplifying and switching electronic signals. It has four terminals which include gate (G), drain (D), source (S) and body (B) in which the current that flows between the source and drain are controlled by the gate voltage. The body (B) of the device is frequently connected to the source terminal making it a three terminals device like field effect transistor. Furthermore, the device is usually fabricated under controlled oxidation of silicon. It has the insulated gate whose voltage determines the conductivity of the device. The gate is also a place for movement of current in and out of device through source and drain. The difference between MOS and FET are MOS part relates to the structure of the transistor such as Positive-Negative-Positive (PNP) types or Negative-Positive-Negative (NPN) types while field-effect-transistor (FET) part relates on how the device operates. Figure 1.1 shows the basic construction of an N-channel and P-channel MOSFET.

The basic principle of FET was first patented by Julius Edgar Lilienfeld in 1925. The main advantage of MOSFET over any other device are it has higher input impedance and can withstand high speed operation compared to JFETs. MOSFET is the most common transistor so far and can be used in analog and digital circuits. There operates in two modes which are enhancement mode and depletion mode.



1.2.1 Enhancement Mode

Figure 1.2 : N-channel and P-channel of enhancement mode of transistor

Figure 1.2 [3] shows the N-channel and P-channel of enhancement type of a transistor. Gate-source voltage V_{gs} is required to switched 'ON' the device and are off at zero V_{gs} . The enhancement mode MOSFET is equivalent to a 'Normally Open' switch. In n-type MOSFET, this device can be powered up by pulling the gate voltage higher than source voltage. While in p-type MOSFET, this device can be powered up by pulling the gate voltage lower than source voltage.

1.2.2 Depletion Mode



Figure 1.3 : N-channel and P-channel of depletion mode of transistor

Figure 1.3 [3] shows the N-channel and P-channel of depletion mode of a transistor. Gate-source voltage V_{gs} is required to switched 'OFF' the device. The device is usually 'ON' at gate-source voltage. Besides, this device is usually applied as load resistors in logic circuits. The depletion mode MOSFET is equivalent to a 'Normally Closed' switch. In n-type depletion -load devices, it might have -3 V threshold voltage, so it could be turned off by pulling the -3 V. While in p-type, the polarity is reversed.

1.3 Problem Statement

MOSFET devices need to have good performance with low cost and low power dissipation. Therefore, the most effective way to enhance performance and reduce cost is to scale the gate length [2]. The reduction of the size of MOSFET is commonly referred to downscaling. Scaling the thickness of the gate dielectric has long been recognized as one of the keys to improve the performance of devices. However, reducing the gate length of the transistor has a lot of challenges to research community. It has led to many major roadblocks. Some of them are SCE, DIBL and hot carrier effect which in turn led to the innovation of high-k / metal gate devices [3].

This is because the gate act as a door to the transistor where the charges built up and goes in the transistor. When gate thickness decrease, the leakage current increases. Due to the drawbacks, high-k / metal gate is introduced at the gate of the transistor to reduce leakage current.

To overcome this problem, many new high-k / metal gate dielectric materials have been recently introduced as a bi- layer oxide on the gate of the transistor. K stands for dielectric constant which shows how much charge a material can hold. In semiconductor industry, performing an actual fabrication is extremely expensive and time consuming. Therefore, the simulation technique is being one of the smartest way and favorable for researcher to get the design before setting up an actual fabrication design. This kind of research also can act as a guideline for industries before they fabricate to save cost and time.

1.4 Objectives

The main objective in this project is to add high-k / metal gate with a bi-layer oxide on 22 nm PMOS device. The sub- objectives are stated below:

- To design and simulate a bi-layer oxide on high-k / metal gate on 22 nm
 PMOS device by using SILVACO software.
- ii) To analyze and optimize the electrical characteristics of device by using Taguchi L9 orthogonal array method.

