

CHARACTERIZATION OF POLYSILICON VS METAL GATE ELECTRODES

IN 19nm NMOS DEVICE

SURAIZA BT MOHD YASIN

This Report Is Submitted In Partial Fulfillment Of Requirements For The Bachelor
Degree of Electronic Engineering (Computer Engineering)

Fakulti Kejuruteraan Elektronik dan Kejuruteraan Komputer

Universiti Teknikal Malaysia Melaka

June 2017

BORANG PENGESAHAN STATUS LAPORAN
PROJEK SARJANA MUDA II

Tajuk Projek : CHARACTERIZATION OF POLYSILICON VS
METAL GATE ELECTRODES IN 19NM NMOS DEVICE

Sesi Pengajian :

16 / 17

Saya SURAIDA BT MOHD BASIN

(HURUF BESAR)

mengaku membenarkan Laporan Projek Sarjana Muda ini disimpan di Perpustakaan dengan syarat-syarat kegunaan seperti berikut:

1. Laporan adalah hakmilik Universiti Teknikal Malaysia Melaka.
2. Perpustakaan dibenarkan membuat salinan untuk tujuan pengajian sahaja.
3. Perpustakaan dibenarkan membuat salinan laporan ini sebagai bahan pertukaran antara institusi pengajian tinggi.
4. Sila tandakan () :

SULIT*

*(Mengandungi maklumat yang berdarjah keselamatan atau kepentingan Malaysia seperti yang termaktub di dalam AKTA RAHSIA RASMI 1972)

TERHAD**

** (Mengandungi maklumat terhad yang telah ditentukan oleh organisasi/badan di mana penyelidikan dijalankan)

TIDAK TERHAD

Disahkan oleh:



(TANDATANGAN PENULIS)




(COP DAN TANDATANGAN PENYELIA)

Tarikh: 16/6/2017

Tarikh: 16/6/2017
DR. FAUZIYAH BINTI SALEH
Pensyarah Kanan
Kejuruteraan Elektronik dan
Kejuruteraan Komputer
Universiti Teknikal Malaysia Melaka (UTeM)
Hang Tuah Jaya,
76100 Durian Tunggal, Melaka

DECLARATION

“Saya akui laporan ini adalah hasil kerja saya sendiri kecuali ringkasan dan petikan yang tiap-tiap satunya telah saya jelaskan sumbernya.”

Tandatangan : 

Nama Penulis : Suraiza Bt Mohd Yasin

Tarikh : 16 Jun 2017

APPROVAL

“Saya/kami akui bahawa saya telah membaca karya ini pada pandangan saya/kami karya ini adalah memadai dari skop dan kualiti untuk tujuan penganugerahan Ijazah Sarjana Muda Kejuruteraan Elektronik (Kejuruteraan Komputer).”

Tandatangan : 

Nama Penyelia : Dr. Fauziah Binti Salehuddin

Tarikh : 16 Jun 2017

DEDICATION

For my beloved husband, mother and my little lovely sons.

Thank You.

In memory, my late father.

Al - Fatihah

ACKNOWLEDGEMENT

Alhamdulillah, thanks to Allah SWT, whom with His willing giving me the opportunity to complete my final year project. My deepest appreciation goes to my supervisor, Dr. Fauziah Binti Salehuddin for the continuous support of my project. All of her motivation, knowledge, suggestions and guidance during completing the final year project and upon completion of thesis.

In addition, I extend my sincere appreciation to my fellow friends for being supportive and sharing a lot of valuable information. I would like to thanks to all technicians in FKEKK laboratory for their commitment in preparing the software and equipment.

Last but not the least, I would like to thank to my husband, Mr Shaiful Afzan, for the support and encouragement and my sons, Umar, Uthman and Uzair for always being my strength.

ABSTRACT

Polysilicon has been used as a great gate dielectric since over years ago. The need to shrinking the size of MOSFET due to the new technology today need to replace the conventional Poly-Si/SiO₂ device. The main reason for replacing with new dielectric technology is because of the small scale NMOS devices using polysilicon gate lead to produce a high leakage current. To overcome this problem, metal gate with several different high k materials has been introduced in this project. This thesis presents the analysis of Polysilicon versus metal gate performance and compatibility of combination using several dielectric materials. The high k materials used in this simulation are Al₂O₃, HfO₂, TiO₂ and ZrO₂. The fabrication of the devices was done by using an ATHENA simulator module while the electrical characterization of the devices was analyzed by using an ATLAS simulator module. Both of this simulator module are from SILVACO TCAD Tools. Analysis of the results found that the best combination device in producing a great performance is Tungsten Silicide with Titanium Oxide (WSiO₂/TiO₂). The WSiO₂/TiO₂ device produced 587.69 $\mu\text{A}/\mu\text{m}$ of drive current (I_{ON}) at 0.5345V of threshold voltage. The result of leakage current (I_{OFF}) for this device is at 1.9199 $\text{pA}/\mu\text{m}$ which is the lowest I_{OFF} compared to the others. The parameter values meet the requirement predicted by the International Technology Roadmap Semiconductor (ITRS) 2013.

ABSTRAK

Polisilikon telah digunakan sebagai pagar dielektrik yang baik sejak beberapa tahun yang lalu. Keperluan untuk mengecilkan saiz MOSFET adalah kerana teknologi baru hari ini perlu bagi menggantikan peranti Poly-Si/SiO₂ konvensional. Sebab utama untuk menggantikan dengan teknologi dielektrik baru adalah kerana peranti NMOS berskala kecil yang menggunakan polisilikon menghasilkan arus bocor tinggi. Untuk mengatasi masalah ini, pintu logam dengan beberapa bahan k tinggi yang berbeza telah diperkenalkan dalam projek ini. Tesis ini membentangkan analisis tentang polisilikon berbanding prestasi pintu logam dan keserasian gabungan menggunakan beberapa bahan dielektrik. Bahan k tinggi yang digunakan dalam simulasi ini adalah Al₂O₃, HfO₂, TiO₂ dan ZrO₂. Pembuatan peranti telah dilakukan dengan menggunakan modul simulator ATHENA manakala perincian peranti elektrik dianalisis dengan menggunakan modul simulator ATLAS. Kedua-dua modul simulator ini adalah daripada perisian SILVACO TCAD. Analisis keputusan mendapati bahawa gabungan peranti terbaik dalam menghasilkan prestasi yang hebat adalah Tungsten Silicide dengan Titanium Oxide (WSiO₂/TiO₂). Peranti WSiO₂/TiO₂ telah menghasilkan 587.69 $\mu\text{A}/\mu\text{m}$ arus pandu (I_{ON}) pada 0.5345V voltan ambang. Keputusan arus bocor (I_{OFF}) untuk peranti ini adalah sebanyak 1.9199 pA/ μm yang merupakan (I_{OFF}) paling rendah dibandingkan dengan yang lain. Nilai-nilai parameter adalah memenuhi keperluan yang diramalkan oleh *International Technology Roadmap Semiconductor (ITRS) 2013*

TABLE OF CONTENTS

| CHAPTER | TITLE | PAGE |
|-----------|--------------------------------|------|
| | DECLARATION | iii |
| | APPROVAL | iv |
| | DEDICATION | v |
| | ACKNOWLEDGEMENT | vi |
| | ABSTRACT | vii |
| | ABSTRAK | viii |
| | TABLE OF CONTENTS | ix |
| | LIST OF TABLES | xiii |
| | LIST OF FIGURES | xiv |
| | LIST OF ABBREVIATIONS | xix |
| I | INTRODUCTION | |
| | 1.1 INTRODUCTION | 1 |
| | 1.2 PROBLEM STATEMENT | 2 |
| | 1.3 OBJECTIVE | 2 |
| | 1.4 SCOPE OF PROJECT | 3 |
| | 1.5 PROJECT OUTLINE | 4 |
| II | LITERATURE REVIEW | |
| | 2.1 INTRODUCTION | 5 |
| | 2.2 ENHANCEMENT TYPE N CHANNEL | |

| | | |
|-----|---|----|
| | OF MOSFET | 6 |
| 2.3 | POLYSILICON VERSUS METAL GATE | 6 |
| | 2.3.1 Polysilicon with Silicon Oxide | 7 |
| | 2.3.2 Polysilicon with High k Materials | 7 |
| | 2.3.3 Metal Gate with High k Materials | 8 |
| 2.4 | SCALING | 9 |
| | 2.4.1 Short Channel Effect | 10 |
| | 2.4.2 Threshold voltage | 11 |
| | 2.4.3 Leakage Current | 12 |

III METHODOLOGY

| | | |
|-----|---|----|
| 3.1 | OVERALL PROCESS FLOW CHART DIAGRAM | 13 |
| 3.2 | OPERATION OF NMOS DEVICE USING POLYSILICON GATE | 14 |
| 3.3 | OPERATION OF NMOS DEVICE USING METAL GATE | 16 |
| | 3.3.1 Mesh Initialization | 17 |
| | 3.3.2 Well Oxidation | 18 |
| | 3.3.3 P-well Implantation | 19 |
| | 3.3.4 Gate Oxide Growth | 19 |
| | 3.3.5 Chemical Vapor Deposition (CVD) | 20 |
| | 3.3.6 Threshold Voltage Adjustment Implantation | 21 |
| | 3.3.7 Add High- k Material as SiO ₂ Replacement | 21 |
| | 3.3.8 Metal Gate Deposition | 22 |
| | 3.3.9 Halo Implantation | 22 |
| | 3.3.10 Source/Drain Implantation | 23 |
| | 3.3.11 PECVD & BPSG Oxide Deposition | 23 |
| | 3.3.12 Patterning Source/Drain Contact | 24 |
| | 3.3.13 Deposit Aluminium | 25 |

| | | |
|--------|--------------------------------|----|
| 3.3.14 | Aluminum Etching | 25 |
| 3.3 | SETTING THE PERMITTIVITY VALUE | 26 |

IV RESULT AND ANALYSIS

| | | |
|-------|---|----|
| 4.1 | DEVICE CHARACTERIZATION | 27 |
| 4.2 | POLYSILICON DIELECTRIC | 27 |
| 4.2.1 | Conventional Polysilicon with Silicon Oxide | 27 |
| 4.2.2 | Structure of Polysilicon with Hafnium Oxide | 28 |
| 4.2.3 | Structure of Polysilicon with Titanium Oxide | 29 |
| 4.2.4 | Structure of Polysilicon with Zirconium Oxide | 31 |
| 4.2.5 | Structure of Polysilicon with Aluminium Oxide | 32 |
| 4.3 | TUNGSTEN SILICIDES METAL GATE | 34 |
| 4.3.1 | Structure of Tungsten Silicides with Hafnium Oxide | 34 |
| 4.3.2 | Structure of Tungsten Silicides with Titanium Oxide | 35 |
| 4.3.3 | Structure of Tungsten Silicides with Zirconium Oxide | 37 |
| 4.3.4 | Structure of Tungsten Silicides with Aluminium Oxide | 38 |
| 4.4 | TITANIUM SILICIDES METAL GATE | 40 |
| 4.4.1 | Structure of Titanium Silicides with Hafnium Oxide | 40 |
| 4.4.2 | Structure of Titanium Silicides with Titanium Oxide | 41 |
| 4.4.3 | Structure of Titanium Silicides with Zirconium Oxide | 43 |

| | | |
|----------|---|-----------|
| 4.4.4 | Structure of Titanium Silicides with Aluminium Oxide | 44 |
| 4.5 | DISCUSSION OF THE RESULTS | 46 |
| 4.6 | ANALYSIS OF THE DRIVE CURRENT (I_{ON}) | 48 |
| 4.7 | ANALYSIS OF THE LEAKAGE CURRENT (I_{OFF}) | 48 |
| 4.8 | ANALYSIS OF SUBTHRESHOLD SWING | 49 |
| V | CONCLUSION AND RECOMMENDATION | |
| 5.1 | CONCLUSION | 52 |
| 5.2 | RECOMMENDATION AND FUTURE DEVELOPMENT | 53 |
| | REFERENCES | 54 |

LIST OF TABLES

| NO | TITLE | PAGE |
|-----------|--|-------------|
| 1.1 | International Technology Roadmap Semiconductor (ITRS) 2013 | 3 |
| 2.1 | Permittivity value of high- k materials | 9 |
| 4 1 | Results of device characteristic for 19n MOS device | 47 |

LIST OF FIGURES

| NO | TITLE | PAGE |
|--------|---|------|
| 1.1 | MOS transistor structure with dielectric gate | 1 |
| 2.1 a) | Basic MOSFET structure | 5 |
| 2.1 b) | Circuit symbol of MOSFET | 5 |
| 2.2. | The IV characteristic of an enhancement type NMOS transistor | 6 |
| 2.3 | Defect formation at the polysilicon and high- k interface | 7 |
| 2.4 | The evolution of transistor gate length and the density of transistors | 9 |
| 2.5 | The DIBL effect in short-channel effects | 10 |
| 2.6 | The subthreshold slope of short-channel effects | 11 |
| 2.7 | The forecasted leakage current | 12 |
| 3.1 | Overall flow chart diagram of this project | 14 |
| 3.2 | Operation of polysilicon gate using ATHENA module | 15 |

| | | |
|------|---|----|
| 3.3 | Operation of NMOS device using metal gate | 17 |
| 3.4 | Mesh initialization | 18 |
| 3.5 | Well oxidation | 18 |
| 3.6 | P well implantation | 19 |
| 3.7 | Gate oxide growth | 20 |
| 3.8 | Chemical Vapor Deposition (CVD) | 20 |
| 3.9 | Threshold voltage adjustment implantation | 21 |
| 3.10 | High k material as SiO_2 replacement in ATHENA module | 21 |
| 3.11 | Metal gate deposition | 22 |
| 3.12 | Halo implantation | 22 |
| 3.13 | Source/drain implantation | 23 |
| 3.14 | PECVD & BPSG oxide deposition | 24 |
| 3.15 | Patterning source/drain contact | 24 |
| 3.16 | Process of aluminium deposition | 25 |
| 3.17 | The process of aluminium etching | 25 |
| 3.18 | The complete structure of NMOS device | 26 |
| 3.19 | Setting the permittivity value in ATLAS module for WSiO_2 with TiO_2 | 26 |
| 4.1 | 19nm NMOS Structure with polysilicon and silicon oxide | 28 |
| 4.2 | 19nm NMOS structure with polysilicon and hafnium oxide | 28 |
| 4.3 | The graph of I_D versus V_G for structure of | |

| | | |
|------|---|----|
| | polysilicon with HfO ₂ | 29 |
| 4.4 | Results of device parameters by ATLAS simulation module | 29 |
| 4.5 | 19nm NMOS structure with polysilicon and titanium oxide | 30 |
| 4.6 | The graph of I _D versus V _G for structure of polysilicon with TiO ₂ | 30 |
| 4.7 | Results of device parameters by ATLAS simulation module | 31 |
| 4.8 | 19nm NMOS structure with polysilicon and zirconium oxide | 31 |
| 4.9 | The graph of I _D versus V _G for structure of polysilicon with ZrO ₂ | 32 |
| 4.10 | Results of device parameters by ATLAS simulation module | 32 |
| 4.11 | 19nm NMOS structure with polysilicon and Al ₂ O ₃ | 33 |
| 4.12 | The graph of I _D versus V _G for structure of polysilicon with Al ₂ O ₃ | 33 |
| 4.13 | Results of device parameters by ATLAS simulation module | 34 |
| 4.14 | 19nm NMOS structure with WSi ₂ and HfO ₂ | 34 |
| 4.15 | The graph of I _D versus V _G for structure of WSiO ₂ and HfO ₂ | 35 |

| | | |
|------|---|----|
| 4.16 | Results of device parameters by ATLAS simulation module | 35 |
| 4.17 | 19nm NMOS structure with WSiO ₂ and TiO ₂ | 36 |
| 4.18 | The graph of I _D versus V _G for structure of WSiO ₂ with TiO ₂ | 36 |
| 4.19 | Results of device parameters by ATLAS simulation module | 37 |
| 4.20 | 19nm NMOS structure with WSiO ₂ and ZrO ₂ | 37 |
| 4.21 | The graph of I _D versus V _G for structure of WSiO ₂ with ZrO ₂ | 38 |
| 4.22 | Results of device parameters by ATLAS simulation module | 38 |
| 4.23 | 19nm NMOS structure with WSiO ₂ and Al ₂ O ₃ | 39 |
| 4.24 | The graph of I _D versus V _G for structure of WSiO ₂ with Al ₂ O ₃ | 39 |
| 4.25 | Results of device parameters by ATLAS simulation module | 40 |
| 4.26 | 19nm NMOS structure with TiSiO ₂ and HfO ₂ | 40 |
| 4.27 | The graph of I _D versus V _G for structure of TiSiO ₂ with HfO ₂ | 41 |
| 4.28 | Results of device parameters by ATLAS simulation module | 41 |
| 4.29 | 19 nm NMOS structure with TiSiO ₂ and TiO ₂ | 42 |

| | | |
|------|--|----|
| 4.30 | The graph of I_D versus V_G for structure of TiSiO ₂ with TiO ₂ | 42 |
| 4.31 | Results of device parameters by ATLAS simulation module | 43 |
| 4.32 | 19nm NMOS structure with TiSiO ₂ and ZrO ₂ | 43 |
| 4.33 | The graph of I_D versus V_G for structure of TiSiO ₂ with ZrO ₂ | 44 |
| 4.34 | Results of device parameters by ATLAS simulation module | 44 |
| 4.35 | 19nm NMOS structure with TiSiO ₂ and Al ₃ O ₂ | 45 |
| 4.36 | The graph of I_D versus V_G for structure of TiSiO ₂ with Al ₃ O ₂ | 45 |
| 4.37 | Results of device parameters by ATLAS simulation module | 46 |
| 4.38 | I_{ON} values for different dielectrics materials | 48 |
| 4.39 | I_{OFF} values for different dielectrics materials | 49 |
| 4.40 | SS values for different dielectrics materials | 50 |
| 4.41 | Overlay graph of drain current (I_D) versus gate voltage (V_G) | 50 |
| 4.42 | The characteristic of WSiO ₂ with TiO ₂ | 51 |

LIST OF ABBREVIATIONS AND SYMBOLS

| | | |
|--------------------------------|---|---|
| MOSFET | - | Metal Oxide Semiconductor Field Effect Transistor |
| NMOS | - | N channel Metal Oxide Semiconductor |
| SiO ₂ | - | Silicon Oxide |
| HfO ₂ | - | Hafnium Oxide |
| TiO ₂ | - | Titanium Oxide |
| ZrO ₂ | - | Zirconium oxide |
| Al ₂ O ₃ | - | Aluminium Oxide |
| WSiO ₂ | - | Tungsten Silides |
| TiSiO ₂ | - | Titanium Silicides |
| High- <i>k</i> | - | High Permittivity |
| K | - | Permittivity |
| I _{ON} | - | Drive Current |
| I _{OFF} | - | Leakage Current |
| V _{TH} | - | Threshold Voltage |
| SS | - | Subthreshold Swing |

| | | |
|----------|---|--|
| ITRS | - | International Technology Roadmap Semiconductor |
| DIBL | - | Drain Induced Barrier Lowering |
| CVD | - | Chemical Vapor Deposition |
| T_{ox} | - | Gate oxide thickness |
| BPSG | - | Boron Phosphor Silicate Glass |
| PMD | - | Pre Metal dielectric |
| IMD | - | Intel Metal Dielectric |

CHAPTER 1

INTRODUCTION

1.1 Introduction

Metal Oxide Semiconductor Field Effect Transistor (MOSFET) is a four terminal device with source, drain, gate and substrate terminals. The MOSFET is commonly use as a transistor in digital and analogue circuits. The MOSFET works by varying the width of a channel along which charge carriers flow. The charges carriers contain electrons and holes flow from the source and exit through the drain. The voltage control the width of the channel on the gate. The gate commonly insulated with a thin layer of metal oxide.




Figure 1.1: MOS transistor structure with dielectric gate [1]

Generally, this project is focused to analyze the performance of polysilicon and metal gate electrodes. The polysilicon are combined with the silicon oxide (SiO_2) and four high- k materials which are hafnium oxide (HfO_2), titanium oxide (TiO_2), zirconium oxide (ZrO_2) and aluminium oxide (Al_2O_3). This high- k materials also integrated with the tungsten silides (WSiO_2) and titanium silicides (TiSiO_2) as the metal gate electrodes. All these combination of structures are analyzed and presented in the following chapter.

1.2 Problem Statement

The traditional polysilicon has been used as an efficient gate since over many years ago. The need for increased speed of n-channel Metal Oxide Semiconductor (NMOS) has led to reducing the oxide thicknesss and reduce the size of NMOS. As the 19 nm NMOS is smaller in scales, it will lead a leakage current and degrade the performance if use the conventional polysilicon gate dielectric. Hence, the metal gate will be use to overcome this problem.

The advantages of metal gate electrode over polysilicon gates are much lower gate resistance and desirable work function setting [2]. The electrical characteristics of each structures need to be analyse to find the best combination in producing the great performance of NMOS. The compatibility of different high- k dielectric materials with a metal gate may differ due to their different dielectric constants [3].

1.3 Objectives

The objectives of this project are stated below :

- (i) To design the 19 nm NMOS device by using ATHENA modules simulator
- (ii) To analyze the electrical characteristic value utilizing by ATLAS modules simulator
- (iii) To compare the characteristic of the polysilicon gate and metal gate

1.4 Scope of Project

The scope of this project is consists of two step of simulations. The simulations are performed with a device simulator SILVACO TCAD tools. The simulations of devices fabrication are designed using ATHENA module. The simulations are used for the physical structure of the scaled NMOS. The simulation of electrical characteristics is being performed by using ATLAS module.

The performance of polysilicon with silicon oxide (SiO_2) will be compared with titanium silicides (TiSiO_2) and tungsten silides (WSiO_2) as a high- k dielectric. The high- k materials used are titanium oxide (TiO_2), hafnium oxide (HfO_2), zirconium oxide (ZrO_2) and aluminium oxide (Al_2O_3). The completed devices were characterized by using ATLAS module.

The parameters were targeted to comparing are the threshold voltage, gate leakage current, drive current (I_{ON}), leakage current (I_{OFF}), $I_{\text{ON}}/I_{\text{OFF}}$ ratio and subthreshold swing. All these electrical characteristic value must be refer to the requirement predicted by International Technology Roadmap Semiconductor (ITRS) 2013 [4]. Table 1.1 shows the requirement values of device characteristic by ITRS 2013.

Table 1.1 : International Technology Roadmap Semiconductor (ITRS) 2013 [4]

| Device characteristic | ITRS 2013 |
|--|------------------------------------|
| Threshold voltage (V_{TH}) | $0.533 \text{ V} \pm 12.7\%$ |
| Drive current (I_{ON}) | $\geq 456 \mu\text{A}/\mu\text{m}$ |
| Off-leakage current (I_{OFF}) | $\leq 20 \text{ pA}/\mu\text{m}$ |
| Subthreshold voltage (SS) | 70~100(mV/decade) |

1.5 Project Outline

This thesis consist of five chapters. Chapter one provides an introduction of this project which are includes the project introduction, problem statement, objectives of this project and scope of project.

Chapter two contains the literature review in several of journals. In this chapter review about introduction of MOSFET, basic structure of MOSFET and circuit symbol of MOSFET. The explanation about enhancement type N channel of MOSFET, the polysilicon versus metal gate, short channel effect, leakage current and threshold voltage.

Chapter three discuss about the methodology of this project. This chapter explains the flow of this project and explanations on the designing of the 19 nm NMOS device using deckbuild and fabrication process using ATHENA.

Chapter four shows the results that will obtain from the simulation using ATLAS module. The data and results are then analyzed and compared to obtained the best materials between polysilicon gate versus metal gate. This chapter highlights the comparisons of the results.

For the last, chapter five will be the finalize all the chapters. In this chapter, it contains conclusion and suggestions. In order to determine the achievements of this project, all the chapters must meet the objectives stated previously.