

COMPARISON OF PERFORMANCE OF VARIOUS OP-AMP TOPOLOGIES
USING CMOS 0.13 μ m TECHNOLOGY

NURUS SAADAH BT CHE MAT

This Report is Submitted In Partial Fullfillment of Requirements For The Bachelor
of Electronic Engineering(Industrial Electronic)

Fakulti Kejuruteraan Elektronik dan Kejuruteraan Komputer

Universiti Teknikal Malaysia Melaka

Jun 2014



UNIVERSITI TEKNIKAL MALAYSIA MELAKA
FAKULTI KEJURUTERAAN ELEKTRONIK DAN KEJURUTERAAN KOMPUTER

BORANG PENGESAHAN STATUS LAPORAN

PROJEK SARJANA MUDA II

Tajuk Projek : COMPARISON OF PERFORMANCE OF VARIOUS OP-AMP
TOPOLOGIES USING CMOS 0.13 μ M TECHNOLOGY

Sesi Pengajian :

--	--	--	--	--

SayaNURUS SAADAH BT CHE MAT.....
(HURUF BESAR)

mengaku membenarkan Laporan Projek Sarjana Muda ini disimpan di Perpustakaan dengan syarat-syarat kegunaan seperti berikut:

1. Laporan adalah hakmilik Universiti Teknikal Malaysia Melaka.
2. Perpustakaan dibenarkan membuat salinan untuk tujuan pengajian sahaja.
3. Perpustakaan dibenarkan membuat salinan laporan ini sebagai bahan pertukaran antara institusi pengajian tinggi.
4. Sila tandakan (\checkmark) :

SULIT*

*(Mengandungi maklumat yang berdarjah keselamatan atau kepentingan Malaysia seperti yang termaktub di dalam AKTA RAHSIA RASMI 1972)

TERHAD**

** (Mengandungi maklumat terhad yang telah ditentukan oleh organisasi/badan di mana penyelidikan dijalankan)

TIDAK TERHAD

Disahkan oleh:

(TANDATANGAN PENULIS)

(COP DAN TANDATANGAN PENYELIA)

“Saya akui laporan ini adalah hasil kerja saya sendiri kecuali ringkasan dan petikan yang tiap-tiap satunya telah saya jelaskan sumbernya.”

Tandatangan :

Nama Penulis :

Tarikh :

“ Saya /kami akui bahawa saya telah membaca karya ini pada pandangan saya/kami karya ini adalah memadai dari skop dan kualiti untuk tujuan penganugerahan Ijazah Sarjana Muda Kejuruteraan Elektronik (Elektronik Industri).”

Tandatangan :

Nama Penulis :

Tarikh :

A special
feeling of gratitude to my loving parents, Ummi and abi whose have supported me
and give words of encouragement throughout the process.

ACKNOWLEDGEMENT

Alhamdulillah, thanks to Allah S.W.T my Final Year Project (FYP) is complete. I hereby would like to take this opportunity to express my deepest gratitude and thanks to my project supervisor, Engr. Hazli Rafis Bin Abdul Rahim for his invaluable advice, guidance, tolerance, which proved to be motivate me in order to complete my Final Year Project (FYP).

Also, I would like to have my grateful thanks to my co-supervisor, Siti Amaniah Bt Mohd Chachuli, who supervised and guided me throughout my project.

Last but not least, greatest appreciation to my family and friends for their patients, understanding and also for their undivided support that they had gave me throughout the completion of my project.

ABSTRACT

Op-amp is a device that is commonly used in an analog circuit that was designed to perform several of functions. Typically, as the CMOS technology becomes more advance, various of op-amp topologies are invented to suit the technology. However, most studies on past technologies have found out that the parameters are still not sufficient enough in order to meet the performance goal of CMOS 0.13 μ m technology. In order to select the right op-amp for CMOS 0.13 μ m technology, various performance specifications need to be taken into consideration. Therefore, in this project four types of op-amp topologies (Folded-Cascode, Telescopic, and Multi-stage) are characterized based on gain, output voltage and power consumption using CMOS 0.13 μ m technology. The development of this project consists of designing each topology by using Cadence Virtuoso tool. These op-amp topologies are compared to select the one that can provide the best performance in term of high gain, and low power.

ABSTRAK

Op-amp adalah alat yang biasa digunakan dalam litar analog yang direka untuk melaksanakan beberapa fungsi. Biasanya, apabila teknologi CMOS menjadi lebih maju, pelbagai topologi op-amp dicipta untuk disesuaikan dengan teknologi. Walau bagaimanapun, kebanyakan kajian mengenai teknologi masa lalu telah mendapati bahawa parameter masih tidak mencukupi untuk memenuhi matlamat prestasi teknologi 0.13 μ m CMOS. Untuk memilih op-amp yang sesuai untuk teknologi 0.13 μ m CMOS, pelbagai spesifikasi prestasi perlu diambil kira. Oleh itu, projek ini akan memberi tumpuan kepada tiga jenis topologi op-amp (Folded-Cascode, Telesopic, dan op-amp Two stage) untuk memeriksa prestasi mereka dengan menggunakan CMOS teknologi 0.13 μ m. Proses pelaksanaan projek ini terdiri daripada mereka bentuk topologi dengan menggunakan alat CADENCE Virtuoso. Topologi op-amp dibandingkan untuk mengetahui salah satu yang boleh memberikan prestasi yang terbaik dari segi keuntungan yang tinggi, dan tenaga yang rendah.

TABLE OF CONTENTS

CHAPTERS	TITLE	PAGE
	PROJECT TITLE	i
	ACKNOWLEDGEMENT	ii
	ABSTRACT	iii
	ABSTRAK	iv
	TABLE OF CONTENTS	v
	LIST OF TABLES	vii
	LIST OF FIGURES	viii
1	INTRODUCTION	
	1.1 PROJECT INTRODUCTION	1
	1.2 OBJECTIVES	2
	1.3 PROBLEM STATEMENT	2
	1.4 SCOPE OF WORKS	3
	1.5 PROJECT SIGNIFICANT	3
	1.6 PROJECT METHODOLOGY	3
	1.7 PROJECT STRUCTURE	4

2	LITERATURE RIVIEW	
	2.1 OVERVIEW	5
	2.2 OPERATIONAL AMPLIFIER	7
	2.3 CMOS OP-AMP	7
	2.4 DOWNSIZING OF CMOS	8
	2.5 OP-AMP TOPOLOGIES	9
	2.5.1 TELESCOPIC	9
	2.5.2 FOLDED-CASCODE	10
	2.5.3 MULTISTAGE	11
	2.6 PERFORMANCE SPECIFICATION	12
3.	METHODOLOGY	
	3.1 PROJECT FLOW	16
	3.1.1 STAGE 1: INVESTIGATION AND RESEARCH ON TOPICS RELATE TO PROJECT	18
	3.1.1.1 FAMILIARIZATION WITH CADENCE SOFTWARE	18
	3.1.1.2 RESEARCH ON FOLDED- CASCODE, TELESCOPIC, AND MULTI-STAGE AMPLIFIER USING CMOS TECHNOLOGY	21
	3.1.1.3 LITERATURE REVIEW ON	

	RELATED TOPICS FOR CMOS	
	OP-AMP	21
3.1.2	STAGE 2 : DESIGN AND SIMULATION	
	USING CADENCE	22
3.1.2.1	IDENTIFY THE SPECIFICATION	
	OF THE CMOS OP-AMP USING	
	CMOS 0.13 μ M TECHNOLOGY	22
3.1.2.2	DESIGN AND SIMULATION	
	PROCESS USING CADENCE	23
3.1.2.3	SIMULATION OF OP-AMP	
	TOPOLOGIES USING CMOS 0.13 μ M	
	TECHNOLOGY	26
3.1.3	STAGE 3 : ANALYSES AND COMPARISON	
	OF OP-AMP TOPOLOGIES	33
3.1.3.1	COMPARE AND MAKE	
	ANALYSATION ON THE	
	PERFORMANCE FOR EACH	
	TOPOLOGIES	33
3.1.3.2	IDENTIFY THE TOPOLOGY THAT	
	CAN MEET THE SPECIFICATIONS	33
3.1.4	STAGE 4 : REPORT MAKING	33
3.1.4.1	REPORT WRITING	33
3.1.4.2	JOURNAL SUBMISSION	33
4.	RESULT AND DISCUSSION	
4.1	DESIGN SPECIFICATION	34
4.2	SCHEMATIC SIMULATIONS	35
4.2.1	TELESCOPIC AMPLIFIER	35
4.2.2	FOLDED-CASCODE	39

	xii
4.2.3 TWO-STAGE OP-AMP	43
4.3 COMPARISON OF OP-AMP TOPOLOGIES	46
4.4 DISCUSSION	47
5. CONCLUSION	
5.1 CONCLUSION	49
5.2 RECOMMENDATION	50
REFERENCES	51
APPENDIX A	54

LIST OF APPENDIX

NO	TITLE	PAGE
A	GANT CHART	54
B	JOURNAL	55

LIST OF TABLE

NO	TITLE	PAGE
2.1	The performance summary and comparison to other CMOS op-amp	14
3.1	The parameter specifications	22
4.1	Design specification	35
4.2	Width and Length of different transistors for telescopic op-amp	37
4.3	Width and Length of different transistors for folded-cascode op-amp	40
4.4	Width and Length of different transistors for two-stage op-amp	44
4.5	Op-Amp Topologies Comparison	46

LIST OF FIGURES

NO	TITLE	PAGE
2.1	Comparison of different IC processors	6
2.2	Op-amp symbol	7
2.3	The effect of scaling on transistor size	9
2.4	Telescopic operational amplifier	10
2.5	Folded-cascode topology	11
2.6	Two-stage amplifier	12
2.7	Comparison of various op-amp topologies	14
3.1	Project Development Phase	15
3.2	Flow Chart throughout the project	17
3.3	Typing icfb& at work directory	19
3.4	Command Interpreter Window(CIW)	19
3.5	Clicking on Library Manager	19
3.6	Library manager	19
3.7	Virtuoso schematic window	20

3.8	Simulation process using Cadence	23
3.9	New library window	24
3.10	Technology file is attach to library ‘training’	24
3.11	Design library is attached to technology file 0.18 μ m	25
3.12	Adding PMOS and NMOS transistors	25
3.13	Schematic Check	26
3.14	Displaying DC operating point on schematic	27
3.15	List of DC operating point in schematic	27
3.16	Setting power expression	28
3.17	Displaying power consumption	29
3.18	AC analysis	29
3.19	Equation for gain in dB	30
3.20	Call for the expression	30
3.21	Setting the gain	31
3.22	Graph of gain in dB	31
3.23	Setting for transient analysis	32
3.24	Setting output to be plot	32
4.1	Telescopic op-amp	36
4.2	Telescopic op-amp is made saturated	37
4.3	Gain curve for telescopic op-amp	38
4.4	Total power consumption for Telescopic op-amp	38
4.5	Folded-cascode op-amp	39
4.6	Gain curve produced by Folded-cascode op-amp	41

4.7	Total power consumption of folded-cascode op-amp	41
4.8	Output voltage for folded-cascode op-amp	42
4.9	Two-stage op-amp	43
4.10	Saturated two stage op- amp	44
4.11	Gain curve for two-stage op-amp	45
4.12	Total power consumed by Two-stage op-amp	45
4.13	Output voltage for two-stage op-amp	46

CHAPTER I

INTRODUCTION

In this project, the implementation of circuit configurations for each op-amp topologies will use Cadence Virtuoso Platform. It is a software tools that allows us to design full custom integrated circuits which includes circuit simulation, custom layout, and physical verification.

Cadence Design System is an advanced electronic design automation (EDA) tools that support the designs of any technology which is from micrometer up to nanometre era and helps in addressing all aspects of electronic design. It enables any design from the design of individual transistor up to the development of software before any hardware is built.

The purpose of this project is to compare some of the performance parameters of different op-amp circuit configurations using CMOS 0.13 μ m technology. Each op-amp topology will be having a supply input of 1.2V. The op-amp topology that can gives the best performance in term of maximum gain and high output voltage with low power can be used in wide applications for example in

designing analog-to-digital (A/D) and digital-to-analog (D/A) converters, high-order filters, signal amplifiers, video application and many more.

At the end of this project, a topology that can achieve the parameter specification to meet the high performance goal with low power using CMOS 0.13 μ m technology will be identified.

1.1 Objective

The main objective of this research study is to compare the performance of various Op-amp Topologies (i.e. Folded-Cascode, Telescopic, and Multi-stage) using CMOS 0.13 μ m Technology. The following sub objectives have to be met:

- To design a Folded-Cascode, Telescopic, and Multi-stage using CMOS 0.13 μ m Technology.
- To simulate each op-amp topologies using CADENCE software.
- To characterize the op-amp topologies based on gain, output voltage and power consumption.
- To analyze the performance of each op-amp topologies in term of gain and power.

The final objective is to select a topology that have the highest gain, and output voltage with low power using CMOS 0.13 μ m Technology.

1.2 Problem Statement

This project was carried out due to the demands for high performance operational amplifier using CMOS technologies which increased dramatically in recent years, especially for digital–analog interface circuits. With the downsizing of transistor length of CMOS over years, various op-amp topologies have been designed using past CMOS technology to obtain high gain, with low power at output. Unfortunately, many studies on past technologies have found out that the performance parameters are still not sufficient enough in order to meet the

performance goal. Also, it is less clear which circuit topologies could give the maximum performance in terms of high gain when using CMOS 0.13 μ m technology.

1.3 Scope of Work

The research will focus on the investigation of folded-cascode, telescopic, and two-stage op-amp topologies using CMOS 0.13 μ m technology. The standard design platform of Cadence software which is Cadence Virtuoso Platform will be used for this project. The software is unlocked by using an invoke command. These op-amp topologies will be simulated to investigate effects on output voltage, power and gain. The process is until the schematic layout.

1.4 Project Significant

- The significance of this research is to choose an op-amp topology that can give the highest gain using 0.13 μ m technology
- The op-amp topology that have high performance with low power can be used to power up a wide range of products, such as Internet services, speech recognition, fingerprint authentication, and wireless video
- An optimum op-amp topology can be used to design an integrated CMOS Analog-to-Digital converter for communication and video applications.
- The performance specifications describe the amplifier, making it easier for the designer to access its impact on their circuit.

1.5 Project Methodology

All the articles and journals were selected using on-line search databases including IEEE xplora, and Google scholar. The existing op-amp topologies were used in this project which includes Folded-Cascode, Telescopic, and Multi-stage. This type of op-amp topologies were selected as they are the most common modern op-amp used in IC. These op-amp topologies are implemented using Cadence software (Cadence Virtuoso Platform). Ability to design circuits using Cadence software is through the process of following step-by-step description from “Cadence Design Systems Composer-Schematic” module. YouTube also plays a role in understanding the process to design these op-amp topologies.

1.6 Project Structure

This research will consist of five chapters. Chapter 1 will introduce the background, objectives, problem statement, scope of work, and significance of the study. Chapter 2 consists of literature review that relates to CMOS op-amps and op-amp topologies. Information and facts are reviewed and compared from various references such as books, journals, articles with necessary figures. Chapter 3 consists of methodology of the research study. Chapter 4 consists of simulation results that are observed and found from the designed CMOS operational amplifier. The results are then discussed by the representation of graphs and related figures.

CHAPTER 2

LITERATURE REVIEWS

In this chapter, reviews of the previous researches project that are related with this project will be discussed. The information will become an additional source for the project in becoming more successful. To have a brief understanding of the researches related to the project, a few literature reviews had been done. This chapter will describe the related literature reviews.

2.1 Overview

By referring to Figure 2.1, there are several types of IC process technologies. For example, Bipolar, CMOS and BiFET. Each has different advantages when applied to single supply amplifier. Bipolar amplifier which is found on 1984 consists of NPN and PNP transistor at the input terminals which allow for higher open loop gain. Besides, it gives very low noise and low offset voltage between the input terminals as well as more faster compared to FET transistor. Despite having many advantages, it consist low packing density and quiet expensive in mass production. Bipolar is suitable to be used for high-performance operation[1].

While for BiFET amplifier, it is a combination of Bipolar and FET (Field Effect Transistor). For this op-amp, the designed is having FET at the input terminals while Bipolar for the rest of the circuit. BiFET owns the advantages of Bipolar and FET transistor. The combination gives higher slew rates compared to CMOS and Bipolar. However, it is not suitable for single supply devices and produce low open loop gain. When compared between BiFET and Bipolar, both shares similarity by having wider bandwidth and high output drive capability[2].




Figure 2.1: Comparison of different IC processors

2.2 Operational Amplifier

Operational amplifier (op-amp) can be defined as a basic building block which consists two signal inputs and power supply with one output terminal[2]. The basic op-amp is given in Figure 2.2. Op-amps are used throughout the systems to perform several of function. For example, op-amps can be used to implement filters, buffers, to excite current and voltage, helps achieve the converter high performance, used to accomplish precision signal processing and many more[2]. In the past, op-amps were designed to satisfy the requirements of different applications, but now op-amp are build to satisfy specific applications by improving the important aspects of the performance[3]. Theoretically, an ideal op-amp have an infinite gain, zero power consumption, infinite input impedance, infinite bandwidth and zero output impedance. The quality of op-amp is determined by how close we come to these ideals[4].




Figure 2.2 : Op-amp symbol

2.3 CMOS op-amp

Since most of the amplifier does not have a large enough gain, CMOS op-amp is used instead in order to meet the requirement of an op-amp which is to have an open loop gain that is sufficiently large to implement the negative feedback concept. CMOS op-amp is always known for its low power, single supply op-amp. The first CMOS circuit is introduced by a group led by Albert Medwin in 1968.