DEVELOPMENT OF PESONA RISC MICROPROCESSOR ARCHITECTURE IN FPGA

MOHD FAHMIR ADZRAN BIN RAMLEE

This Report Is Submitted In Partial Fulfilment of Requirements For The Bachelor Degree of Electronic Engineering (Computer Engineering)

Fakulti Kejuruteraan Elektronik dan Kejuruteraan Komputer Universiti Teknikal Malaysia Melaka

JUNE 2014

UTeM	UNIVERSTI TEKNIKAL MALAYSIA MELAKA AKULTI KEJURUTERAAN ELEKTRONIK DAN KEJURUTERAAN KOMPUTER
UNIVERSITI TEKNIKAL MALAYSIA MELAKA	BORANG PENGESAHAN STATUS LAPORAN PROJEK SARJANA MUDA II
Tajuk Projek : Development	of Pesona RISC Microprocessor Architecture in FPGA
Sesi Pengajian : 1 3	/ 1 4
Saya MOHD FAHMIR ADZRAN	I BIN RAMLEE
mengaku membenarkan Laporan Pr syarat-syarat kegunaan seperti berik	ojek Sarjana Muda ini disimpan di Perpustakaan dengan cut:
1. Laporan adalah hak milik Univer	siti Teknikal Malaysia Melaka.
2. Perpustakaan dibenarkan membu	at salinan untuk tujuan pengajian sahaja.
 Perpustakaan dibenarkan membur pengajian tinggi. 	at salinan laporan ini sebagai bahan pertukaran antara institusi
4. Sila tandakan ($$):	
SULIT*	*(Mengandungi maklumat yang berdarjah keselamatan atau kepentingan Malaysia seperti yang termaktub di dalam AKTA RAHSIA RASMI 1972)
TERHAD**	**(Mengandungi maklumat terhad yang telah ditentukan oleh organisasi/badan di mana penyelidikan dijalankan)
√ TIDAK TERHAD	
	Disahkan oleh:
Kubi .	Haid
(TANDATANGAN PENULIS)	(COP DAN TANDATANGAN PENYELIA)
	ABDUL HAMID BIN HAMIDON
	Profesor Fakulti Kejuruteraan Elektronik Dan Kejuruteraan Komputer Universiti Teknikal Malaysia Melaka (UTeM) Karung Berkunci No 1752 Pejabat Pos Durian Tunggal 76100 Durian Tunggal
Tarikh: 5 Jun 2014	Tarikh: 5 Jun 2014
0	

*CATATAN: Jika laporan ini C Universiti Teknikal Malaysia Melaka_{hak berkuasa/organisasi} berkenaan dengan menyatakan sekali tempoh laporan ini perlu dikelaskan sebagai SULIT atau TERHAD.

"I, hereby declare that this report is the result of my own except for quotes as cited in the references.

Signature

Jahi

:

Name

: Mohd Fahmir Adzran Bin Ramlee

Date

: 5th June 2014

C Universiti Teknikal Malaysia Melaka

iii

"I hereby declare that I have read this report and in my opinion this report is sufficient in terms of scope and quality for the award of a Bachelor in Electronic Engineering (Computer Engineering) with honours."

Signature

71 2 : : Professor Abdul Hamid Bin Hamidon

Name

: 5th June 2014

Date

Ramlee Kamal Fatimah Mohamad Sahari Mohd Faliq Ihsan Ramlee Praise be to Allah, His grace, I have been able to perform this project very well. Special dedication to my supervisor, Professor Abdul Hamid Bin Hamidon and a thousand thanks for Encik Sani Irwan Bin Md Salim, a great guidance throughout this project. I would like to take this opportunity to extend my appreciation to everyone who has helped me throughout my final year project especially my research partner, Kartini Binti Zainol Abidin. I express my gratitude and hope that God will repay you well.

ABSTRACT

Pesona is the first Malaysian made 16-bit Microprocessor designed by Malaysian Institute of Microelectronic System (MIMOS). It began when Reduce Instruction Set Computer (RISC) processor was introduced; MIMOS took this as a challenge to produce its own RISC microprocessor in 1994. Since then, there was no attempt to upgrade or continue the Pesona RISC Microprocessor and lead to the idea of implementing this microprocessor in Field Programmable Gate Array (FPGA). With the technological advancement of FPGA, there created a possibility of implementing the Pesona architecture. The objective is to emulate the original Pesona RISC architecture in FPGA platform. To test and verify the architecture Xilinx Virtex-II FPGA was used. The Pesona processor architecture has been design using Verilog HDL. At the end of the project, a processor architecture that emulates the operation of the Pesona processor was developed. Since the architecture is developed using hardware description language, there are a lots of opportunity to improve the processor design.

ABSTRAK

Pesona ialah 16 -bit mikropemproses Malaysia yang pertama dihasilkan oleh Malaysian Institute of Microelectronic System (MIMOS). Ia bermula setelah pemproses Reduced Instruction Set Computer (RISC) mula diperkenalkan. Sejurus selepas itu, MIMOS telah menyahut cabaran untuk menghasilkan pemproses RISC tersendiri pada tahun 1994. Sejak itu, tiada sebarang usaha untuk menaiktaraf atau meneruskan Pesona RISC Mikropemproses yang akhirnya menjurus kepada idea untuk melaksanakan mikropemproses ini di dalam Field Programmable Gate Array (FPGA). Seiring dengan kemajuan teknologi FPGA, begitu banyak peluang untuk penambahbaikan yang boleh dilaksanakan untuk meningkatkan prestasi seni bina Pesona. Objektifnya adalah untuk menggunakan seni bina asal Pesona RISC di dalam platform FPGA dan seterusnya menguji dan memastikan keberkesanan seni binanya dengan menggunakan Xilinx Virtex -II FPGA. Seni bina pemproses Pesona ini direka bentuk dengan menggunakan perisian Verilog HDL. Di akhir projek ini, satu seni bina pemproses yang mengemulasi operasi pemproses Pesona telah dibangunkan. Oleh kerana seni bina Pesona dibangunkan dengan menggunakan bahasa pengaturcaraan, banyak ruang untuk penambahbaikan boleh ditambah pada masa hadapan di dalam reka bentuk pemproses.

TABLE OF CONTENTS

CHAPTER	TITLE	PAGE
	PROJECT TITLE	i
	REPORT AUTHORIZATION FORM	ii
	STUDENT'S DECLARATION	iii
	SUPERVISOR'S DECLARATION	iv
	DEDICATION	V
	ACKNOWLEDGEMENT	vi
	ABSTRACT	vii
	ABSTRAK	
	TABLE OF CONTENTS	ix
	LIST OF TABLES	xii
	TABLE OF FIGURES	xiii
	LIST OF ABBREVIATIONS	XV
Ι	INTRODUCTION	1
	1.1 Overview	1
	1.2 Objectives	2
	1.3 Problem Statement	2
	1.4 Scope	2
	1.5 Report Structure	3

II	LIT	ERATURE REVIEW		
	2.1	Pesona Microprocessor		
	2.2	Processor in Field Programmable Gate Array (FPGA)		
	2.3	Harvard Architecture		

Х

III METHODOLOGY

3.1	Introduction		12
3.2	Overview		12
3.3	Metho	odology	13
3.4	Projec	et Activities	15
	3.4.1	Fetch Instruction Module	15
	3.4.2	Decode Instruction Module	15
	3.4.3	Execute Instruction Module	18
	3.4.4	Module Testing	21
	3.4.5	Behavioral Simulation	21
	3.4.6	Debugging	22
	3.4.7	Synthesize	22
	3.4.8	Result Analysis	22
	3.4.9	Test Code	22

IV RESULT AND DISCUSSION

4.1 Pesona architecture 24
4.2 Sources for implementation 26
4.2.1 Top Module 27

	4.2.2	Control Processing Unit (CPU) Module	27
	4.2.3	Arithmetic Logic Unit (ALU) Module	27
	4.2.4	Instruction Decoder (IDEC) Module	28
	4.2.5	Clock Divider Module	28
	4.2.6	Programmable Read-Only Memory (PROM) Mo	odule 28
	4.2.7	Dynamic Random Access Memory (DRAM) Mo	odule 29
4.3	Wave	form Simulation Diagram	30
4.4	RTL S	Schematic	33
4.5	Discu	ssion	37
	4.5.1	Test Code	38

xi

V CONCLUSION AND RECOMMENDATION 46

5.1	Conclusion	46
5.2	Future Recommendation	47

REFERENCES	49
------------	----



LIST OF TABLES

NO.TITLE

PAGES

Table 2-1	Instruction Set Summary	6
Table 3-1	Pesona Instruction Set	16
Table 3-2	Modified Pesona Instruction Sets	17
Table 4-1	Information for test code	39

C Universiti Teknikal Malaysia Melaka

TABLE OF FIGURES

NO.TITLE

PAGES

Figure 2-1	The 4-Stages Super-Pipeline of Pesona	5
Figure 2-2	MicroBlaze FPGA Board	8
Figure 2-3	Altera Nois II FPGA Board	9
Figure 2-4	Actel CoreMP7 FPGA Board	10
Figure 3-1	Pesona Architecture	13
Figure 3-2	Flow Chart of Project Methodology	14
Figure 3-3	Instruction Register Model	18
Figure 3-4	Register Programming Model	19
Figure 3-5	Data Space Memory Map	20
Figure 3-6	Sources for Behavioral Simulation	21
Figure 3-7	Test Code	23
Figure 4-1	Pesona System Diagram	25
Figure 4-2	Sources for implementation	26
Figure 4-3	PROM Module	29
Figure 4-4	DRAM Module	30
Figure 4-5	Checking on Processes	31
Figure 4-6	Output Waveform	32
Figure 4-7	Sources of simulation	33
Figure 4-8	Process of synthesize for RTL Schematic	34
Figure 4-9	Input Output Block Diagram	34
Figure 4-10	Inside Top Block Diagram	35

		xiv
Figure 4-11	Component in the processor	36
Figure 4-12	Test Code Instruction	38
Figure 4-13	Test program in COE file	40
Figure 4-14	Instruction Set Architecture	41
Figure 4-15	The 'mlo' Operation	42
Figure 4-16	The 'mhi' Operation	43
Figure 4-17	The 'add' Operation	44
Figure 4-18	The 'jmp' Operation	45



LIST OF ABBREVIATIONS

FPGA	-	Field Programmable Gate Array
RISC	-	Reduced Instruction Sets Computer
ASIC	-	Application-Specific Integrated Circuit
HDL	-	Hardware Description Language
SCADA	-	Supervisory Control and Data Acquisition
ALU	-	Arithmetic Logic Unit
LUTs	-	Lookup Tables
RAM	-	Random Access Memory
AXI	-	Advanced Extensible Interface
MMU	-	Memory Management Unit
FPU	-	Floating Point Unit
ARM	-	Advanced RISC Machine
PC	-	Program Counter
RTL	-	Register Transfer Level
P16	-	Pesona 16
IC	-	Integrated Circuit
COE	-	Xilinx Coefficient
MUX	-	Multiplexer
CPU	-	Central Processing Unit
IDEC	-	Instruction Decoder
DRAM	-	Dynamic Random Access Memory
PROM	-	Programmable Read-Only Memory
SBUS	-	Source Bus
DBUS	-	Destination Bus
VHDL	-	Verilog Hardware Description Language

IR	- Instruction Register
ASCII	- American Standard Code for Information Interchange
IP	- Intellectual Property
DMIPS	- Dhrystone Million Instructions per Second
JTAG	- Joint Test Action Group
MMU	- Memory Management Unit
MPU	- Memory Protection Unit
MSB	- Most Significant Bit
LSB	- Least Significant Bit

CHAPTER I

INTRODUCTION

1.1 Overview

Pesona is a 16-bit Reduced Instruction Set Computer (RISC) Microprocessor fabricated by Mimos Semiconductor which was previously designed in Applicationspecific integrated circuit (ASIC) environment. Since 1996, it has never been further developed for undisclosed reason. As the first RISC processor designed by a Malaysian company, the rejuvenation of Pesona would motivate processor designer to further developed Malaysia's own processor.

The purpose of this project is to develop the Pesona RISC Microprocessor architecture in Field Programmable Gate Array (FPGA). The development involves the emulation of Pesona RISC architecture using Verilog HDL in Xilinx ISE environment. The entire original architecture of Pesona such as ALU, stack memory, register array and instruction sets are maintained as originally designed.

1.2 Objectives

The objectives of this project are as follows:

- i. To emulate the original Pesona RISC architecture in Hardware Description Language.
- ii. To test and verify the architecture using Xilinx Virtex-II FPGA.

1.3 Problem Statement

Since the production of Pesona in late 90's, there were no attempts or development in upgrading or continuing the Pesona Reduced Instruction Set Computer (RISC) Microprocessor. This could be due to the lack of technological advancement in IC design technology during that particular time and also the competition from the major companies that are already established in this field. Furthermore, the prototype production cost is high and it was not economical to continue the production of this microprocessor especially during the economic recession in the late 90's.

With the emergence of the Field Programmable Gate Array (FPGA), it opens new opportunities to implement and enhance the performance of the original Pesona architecture. Specifically, Field Programmable Gate Array (FPGA) design could significantly reduce the resource utilization and also improve the clock cycle of the instruction execution time

1.4 Scope

The scope of this project is to develop a microprocessor in Field Programmable Gate Array (FPGA) by following the original architecture of Pesona Microprocessor. In this project, the reference design based on the 16-bit Reduced Instruction Set Computer (RISC) Pesona original architecture and designed using Verilog HDL. The implementation of the architecture was on Xilinx Virtex-II FPGA.

1.5 Report Structure

Chapter I briefs about the objectives, scope and problem statement of this project.

Chapter II presents in detail the architecture and characteristics of the Pesona Microprocessor. The basic architecture and its origin specification were discussed. It also includes the studies on development and implementation tool in order to implement it in FPGA. Chapter II also contains information regarding the development of microprocessor in FPGA and some examples.

Chapter III gives the methodology requirement on completing the task. All necessary information is included and is supported by flow chart to summarize the method used.

Chapter IV presents the result for this project. All information regarding the results obtained was discussed.

Chapter V concludes all the gathered information and the project itself. Future recommendation for the project is also included.

CHAPTER II

LITERATURE REVIEW

2.1 Pesona Microprocessor

Pesona Microprocessor also known as PI6 is a 16-bit Reduced Instruction Set Computer (RISC) that was designed for high performance with simpler hardware resulting in a high efficient performance. The P16 is targeted towards embedded applications ranging from controls to communications system including Supervisory Control and Data Acquisition (SCADA), remote monitoring, industrial robotics, home security, appliances, switching equipment and digital set-top boxes [1].

With the RISC architecture, the Pesona Microprocessor operates at 5V DC with maximum clock speed of 20 MHz. The internal architecture is based on Harvard architecture that has 16-bits wide internal data and address buses. Its executes single clock cycle instructions using 4-stages super-pipeline architecture which are fetch, decode, execute and write back as in Figure 2-1.



					F	- Fatal	
F1	DI	EI	WI		D. F	= Deco	ode
	F2	D2	E2	W2	W.	= Writ	e back
	<u> </u>	F3	D3	E3	W3]	
		·	F4	D4	E4	W4	
			L	F5	D5	E5	W5
	F1	F1 D1 F2	F1 D1 E1 F2 D2 F3	F1 D1 E1 W1 F2 D2 E2 F3 D3 F4	F1 D1 E1 W1 F2 D2 E2 W2 F3 D3 E3 F4 D4 F5	F1 D1 E1 W1 D E F2 D2 E2 W2 W F3 D3 E3 W3 F4 D4 E4 F5 D5	F1D1E1W1F= Fetch DF2D2E2W2W'= WriteF3D3E3W3F4D4E4W4F5D5E5

Figure 2-1 The 4-Stages Super-Pipeline of Pesona

Refer to figure before, the 4-Stages Super-Pipeline of Pesona which consist of fetch, decode, execute and write back is needed to increase the speed of processing instruction. All the decomposition of the instruction processing as below;

- Fetch Read the next expected instruction
- Decode Determine the opcode and the operand
- Execute Perform the operation and stored in specific destination
- Write Back Store the result in memory

Pesona Microprocessor has 26 instructions set that support two addressing modes i.e. direct addressing and indirect addressing. The instructions set are divided into five groups like data movement, program and system control, integer and logical arithmetic and data shifting as shown on Table 2-1.

Instruction Type	Mnemonic	Description	
	LB	Load Byte	
	LW	Load Word	
	SB	Store Byte	
	SW	Store Word	
Data Movement	MHI	Move High	
	MLO	Move Low	
	MFC	Move From Control	
	MTC	Move To Control	
	BEQ0	Branch On Equal Zero	
	BNE0	Branch On NOT Equal Zero	
	BSR	Branch To Subroutine	
	JMP	Jump Unconditional	
Flow Control	JSR	Jump Subroutine	
	TEQ0	Trap On Equal Zero	
	TNE0	Trap On Not Equal Zero	
	RFE	Return From Exception	
	ADD	Add	
Integer Arithmetic	SUB	Subtract	
	SLO	Set On Lower	
	SLL	Set On Less Than	
Logical	AND	AND	
	OR	OR	
	XOR	Exclusive-OR	
Shift	SLL	Shift Left Logical	
	SRL	Shift Right Logical	
	SRA	Shift Right Artihmetic	

 Table 2-1
 Instruction Set Summary

Table 2-1 bundle the instruction by type which can create more understanding on the instruction set of Pesona. All mnemonic of the instruction set are clearly explained on the description such as MHI which the instruction to move high bit data into register.

PI6 is suitable for used in microcomputer system development with minimum configuration; it is easier to develop and gives more choice to designer for peripherals selection and choosing from different processor family [2].

2.2 Processor in Field Programmable Gate Array (FPGA)

Field Programmable Gate Array (FPGA) is an integrated circuit that has been designed to be configured by user. The configuration of it is exclusively done by using the Hardware Description Language (HDL). The Field Programmable Gate Array (FPGA) is a programmable digital logical chip that can be programmed to do almost any digital function.

The processor consist of a collection of a logic cells called lookup tables (LUTs) that act as a small Random Access Memory(RAM) which can implement any logic function. Each other logic cell can be connected with each other through interconnection resources.

They are two types of FPGA processors which are soft core processor and hard core processor. Soft core processors are implemented or programmed into the FPGA fabric while the hard core one is implemented similar to any integrated circuit as a structure in the FPGA fabric. In this case, a soft core processor have been implemented through instruction sets, arithmetic-logic units, register files, and other features specifically tailored to efficiently use FPGA resources.

A soft core processor can be changed and the code can be modified simply by reprogramming the physical FPGA device with a modified hardware design or upgrading the embedded code in it. So, it could lead to a true field upgradeable hardware and software.

There are a few examples of soft core processor that have been developed such as shown in Figure 2-2, Figure 2-3 and Figure 2-4:-

MicroBlaze



Figure 2-2 MicroBlaze FPGA Board

This soft core processor in Figure 2-2 is based on Xilinx FPGA which uses a 32-bit of Harvard architecture soft processor. Advanced architecture like AXI interface, Memory Management Unit (MMU), instruction and data-side cache, configurable pipeline depth and Floating-Point unit (FPU) are supported by this processor.

MicroBlaze contains over 70 user-configurable options, enabling virtually any processor use case from a very small footprint state machine or microcontroller to a high performance compute-intensive microprocessor-based system running Linux, operating in either 3-stage pipeline mode to optimize size, or 5-stage pipeline mode to optimize speed delivering faster Dhrystone Million Instructions Per Second (DMIPS) performance than any other FPGA-based soft-processing solution.

8