

CHARACTERIZATION AND OPTIMIZATION OF PLANAR POWER MOSFET
DEVICE

SITI RASYIQAH BINTI ROSLI

This report is submitted in partial fulfillment of requirements for the Bachelor
Degree of Electronic Engineering (Computer Engineering)

Faculty of Electronic Engineering and Computer Engineering
Universiti Teknikal Malaysia Melaka

June 2015



UNIVERSITI TEKNIKAL MALAYSIA MELAKA
 FAKULTI KEJURUTERAAN ELEKTRONIK DAN KEJURUTERAAN KOMPUTER

BORANG PENGESAHAN STATUS LAPORAN
PROJEK SARJANA MUDA II

Tajuk Projek : Characterization and Optimization of Planar Power MOSFET Device

Sesi Pengajian :

| | | | | |
|---|---|---|---|---|
| 1 | 4 | / | 1 | 5 |
|---|---|---|---|---|

Saya SITI RASYIQAH BINTI ROSLI mengaku membenarkan Laporan Projek Sarjana Muda ini disimpan di Perpustakaan dengan syarat-syarat kegunaan seperti berikut;

1. Laporan adalah hakmilik Universiti Teknikal Malaysia Melaka.
2. Perpustakaan dibenarkan membuat salinan untuk tujuan pengajian sahaja.
3. Perpustakaan dibenarkan membuat salinan laporan ini sebagai bahan pertukaran antara institusi pengajian tinggi.
4. Sila tandakan () :

SULIT*

*(Mengandungi maklumat yang berdarjah keselamatan atau kepentingan Malaysia seperti yang termaktub di dalam AKTA RAHSIA RASMI 1972)

TERHAD**

** (Mengandungi maklumat terhadap yang telah ditentukan oleh organisasi/badan di mana penyelidikan dijalankan)

TIDAK TERHAD

Disahkan oleh:

(TANDATANGAN PENULIS)

(COP DAN TANDATANGAN PENYELIA)

Tarikh: 17 JUN 2015

DR. FAUZIYAH BINTI SALEHUDDIN
 Ketua, 17 JUN 2015
 Fakulti Kejuruteraan Elektronik & Kejuruteraan Komputer
 Universiti Teknikal Malaysia Melaka (UTeM)

76100 Durian Tunggal, Melaka


"I admit that this report is my own work except for summaries and excerpts that I mentioned in this paper come together with its source for each of them."

Signature: 

Writer's Name: SITI RASYIQAH BINTI ROSLI

Date: 17 JUNE 2015

“I/We admit that I had read this paper and in my/our opinion, this paper is sufficient enough in term of scope and quality for the awarded purpose as Bachelor of Electronic Engineering (Computer Engineering).”

Signature: 

Supervisor's Name: DR. FAUZIYAH BINTI SALEHUDDIN

Date: 17 JUNE 2015

For my beloved family and wonderful friends.

ACKNOWLEDGEMENT

I am very grateful towards Allah the Almighty for His divine blessings in completing this thesis for my final year project. I am humbly extending my thanks to all concerned persons whom co-operated with me in making sure the success of my project.

First and foremost I offer my sincerest gratitude to my supervisor, Dr. Fauziah binti Salehuddin for her supervision, guidance and willingly to spare her time in teaching me a lot of new knowledge. She was always available for my questions. Without her effort, encouragement, and faith in me, this thesis could not have been completed or written.

Upon completing this project, I have been blessed with friends whom never stop in supporting me through thick and thin. Their words of encouragement and their interest in my project were a great help throughout this thesis completion. I am so thankful to have them by my side.

Finally yet importantly, a special word of gratitude towards my family for their endless love and support as they never forget to give me strength. Furthermore, I would like to take this chance to thank them for always having faith in me.

ABSTRACT

Electronic world nowadays demands devices to function at their optimum performance. Power MOSFET is a device which can offer to fulfil the demand. Power MOSFET is well known for their low gate driver power, fast switching speed, and superior paralleling capability. In this project, we analyze the electrical characteristics of Planar Power MOSFET and do the optimization approach of Planar Power MOSFET by using L9 Orthogonal Array in Taguchi method. The simulation of the fabrication process of Planar Power MOSFET is performed by using ATHENA module. Meanwhile, the simulation of electrical characteristics process of Planar Power MOSFET is performed by using ATLAS module. Planar Power MOSFET device performs best when the V_{TH} value at 1.47901V which is within the range of standard V_{TH} value (1V to 2V), I_{ON} value at 62.3916 μ A/ μ m, I_{OFF} value at 0.5138pA/ μ m and SS values at 102.61mV/decade. From the electrical characteristics values obtained, R_{ON} value calculated is 160.277k Ω and I_{ON}/I_{OFF} value calculated is 121.3417x10⁶. The extracted and calculated electrical characteristics values are all within the range which suggested by Taguchi method. This shows that Taguchi method can predict the optimum solution of fabrication for a good performance of Planar Power MOSFET.

ABSTRAK

Dunia elektronik masakini memerlukan peranti untuk berfungsi pada kadar yang optimum. MOSFET kuasa merupakan satu peranti yang mampu memenuhi kriteria tersebut. MOSFET kuasa terkenal dengan kuasa pemacu gate yang rendah, kelajuan pensuisannya, dan kebolehan berjajaran yang tinggi. Dalam projek ini, kami menganalisis ciri-ciri elektrik dan melakukan pendekatan pengoptimuman bagi MOSFET kuasa berbentuk satah dengan menggunakan L9 *Orthogonal Array* dalam kaedah Taguchi. Simulasi proses fabrikasi untuk MOSFET kuasa berbentuk satah dilakukan dengan menggunakan modul ATHENA. Manakala simulasi proses ciri-ciri elektrik untuk MOSFET kuasa berbentuk satah dilakukan dengan menggunakan modul ATLAS. Peranti MOSFET kuasa berbentuk satah berfungsi pada kadar terbaik apabila nilai V_{TH} pada 1.47901V yang berada dalam lingkungan nilai V_{TH} standard (1V ke 2V), nilai I_{ON} pada 62.3916 μ A/ μ m, nilai I_{OFF} pada 0.5138pA/ μ m dan nilai SS pada 102.61mV/dekad. Berdasarkan nilai ciri-ciri elektrik yang diperolehi, nilai R_{ON} yang dikira adalah 160.277k Ω dan nilai I_{ON} / I_{OFF} dikira adalah 121.3417 $\times 10^6$. Semua nilai ciri-ciri elektrik yang diperolehi dan dikira berada dalam ramalan lingkungan nilai yang dicadangkan oleh kaedah Taguchi. Ini menunjukkan bahawa kaedah Taguchi boleh meramalkan solusi fabrikasi yang optimum untuk MOSFET kuasa berbentuk satah berfungsi dengan baik.

CONTENTS

| CHAPTER | TITLE | PAGES |
|----------|--|--------------|
| | PROJECT TITLE | i |
| | VERIFICATION FOR PROJECT STATUS | ii |
| | WRITER’S DECLARATION | iii |
| | SUPERVISOR’S DECLARATION | iv |
| | DEDICATION | v |
| | ACKNOWLEDGEMENT | vi |
| | ABSTRACT | vii |
| | ABSTRAK | viii |
| | CONTENTS | ix |
| | LIST OF TABLES | xiii |
| | LIST OF FIGURES | xv |
| | LIST OF ABBREVIATIONS | xvii |
| | LIST OF SYMBOLS | xviii |
| | | |
| 1 | INTRODUCTION | |
| | 1.1 Background | 1 |
| | 1.2 Objectives | 2 |
| | 1.3 Scopes of Projects | 2 |
| | 1.4 Problem Statement | 3 |
| | 1.5 Outline of Report | 3 |

| | | |
|----------|---|----|
| 2 | LITERATURE REVIEW | |
| | 2.1 Introduction | 5 |
| | 2.2 Planar Power MOSFET Structure | 6 |
| | 2.3 On-State Characteristics | 7 |
| | 2.3.1 First Quadrant Operation | 7 |
| | 2.3.2 Third Quadrant Operation | 8 |
| | 2.4 Threshold Voltage | 9 |
| | 2.5 On-Resistance | 9 |
| | 2.6 Capacitance | 11 |
| | 2.7 Breakdown Voltage | 12 |
| | 2.8 Performance Analysis | 12 |
| | 2.8.1 I_{ON}/I_{OFF} Current Ratio | 12 |
| | 2.8.2 Subthreshold Current | 12 |
| | 2.8.3 DIBL and Punch-Through | 13 |
| | 2.9 Fabrication Process of Power MOSFET | 15 |
| | 2.10 Taguchi Method | 17 |
| 3 | METHODOLOGY | |
| | 3.1 Introduction | 18 |
| | 3.2 Project Methodology | 18 |
| | 3.3 Simulation using SILVACO TCAD Tools | 20 |
| | 3.3.1 ATHENA | 21 |
| | 3.3.2 ATLAS | 21 |
| | 3.3 Device Structure Doping Specifications | 21 |
| | 3.4 Process Simulation | 22 |
| | 3.4.1 Generating Meshes | 22 |
| | 3.4.2 Adding a Substrate Region and Epitaxy Layer | 23 |
| | 3.4.3 Polysilicon Deposition and Polysilicon Oxidation with Photoresist Mask | 23 |
| | 3.4.4 Polysilicon and Oxide Etching | 24 |
| | 3.4.5 P- Body Implantation | 25 |

| | | |
|---------|--|----|
| 3.4.6 | Nitride Deposition | 25 |
| 3.4.7 | Nitride Etching | 26 |
| 3.4.8 | Photoresist Etching | 27 |
| 3.4.9 | N+ Source Implantation | 27 |
| 3.4.10 | Etching of all Nitride | 28 |
| 3.4.11 | Polysilicon Oxidation | 29 |
| 3.4.12 | Aluminium Deposition | 29 |
| 3.4.13 | Mirroring | 30 |
| 3.4.14 | Adding Contacts to Electrode | 30 |
| 3.5 | Device Simulation | 31 |
| 3.6 | Optimization Approach using Taguchi Method | 32 |
| 3.6.1 | Steps of Procedure for Experimental Design | 33 |
| 3.6.1.1 | Degree of Freedom (DOF) | 33 |
| 3.6.1.2 | Orthogonal Array (OA) | 33 |
| 3.6.1.3 | Factor of Appropriate Column | 34 |
| 3.6.2 | Quality Characteristics | 34 |
| 3.6.2.1 | Nominal-the-Best Quality Characteristic | 35 |
| 3.6.2.2 | Smaller-the-Best Quality Characteristic | 35 |
| 3.6.2.3 | Larger-the-Best Quality Characteristic | 36 |
| 3.6.3 | The Analysis of Variance (ANOVA) | 37 |

4 RESULT AND DISCUSSION

| | | |
|-------|---|----|
| 4.1 | Introduction | 38 |
| 4.2 | Simulation of Planar Power MOSFET | 38 |
| 4.3 | Simulation of Planar Power MOSFET Electrical Characteristics | 39 |
| 4.4 | Extraction of Planar Power MOSFET Electrical Characteristics | 41 |
| 4.5 | Optimization of Planar Power MOSFET | 42 |
| 4.5.1 | Optimize Level using Nominal-the-Best Quality | 43 |

| | | |
|----------|---|----|
| | Characteristic | |
| | 4.5.1.1 Threshold Voltage (V_{TH}) Analysis | 44 |
| | 4.5.2 Optimize Level Using Smaller-the-Best Quality | 47 |
| | Characteristic | |
| | 4.5.2.1 Leakage Current (I_{OFF}) Analysis | 47 |
| | 4.5.2.2 Subthreshold Swing (SS) Analysis | 50 |
| | 4.5.2.3 On-Resistance (R_{ON}) Analysis | 52 |
| | 4.5.3 Optimize Level Using Larger-the-Best Quality | 55 |
| | Characteristic | |
| | 4.5.3.1 Drift Current (I_{ON}) Analysis | 55 |
| | 4.5.4 Optimize the Overall Performance | 58 |
| 4.6 | Optimized Planar Power MOSFET | 59 |
| 4.7 | Extraction of Planar Power MOSFET Electrical | 62 |
| | Characteristics | |
| 5 | CONCLUSION AND RECOMMENDATION | |
| | 5.1 Conclusion | 64 |
| | 5.2 Recommendation | 65 |
| | REFERENCES | 66 |

LIST OF TABLES

| No. | Title | Pages |
|------|--|-------|
| 3.1 | Device doping specifications. | 22 |
| 3.2 | Degree of freedom calculation. | 33 |
| 4.1 | Parameters with their levels. | 42 |
| 4.2 | Noise factors with their levels. | 42 |
| 4.3 | Experimental layout of L9 Orthogonal Array. | 43 |
| 4.4 | V_{TH} values of L9 Orthogonal Array experiments. | 44 |
| 4.5 | Mean, variance, S/N (mean), and S/N of V_{TH} . | 45 |
| 4.6 | S/N responses of V_{TH} . | 45 |
| 4.7 | ANOVA of V_{TH} . | 46 |
| 4.8 | Confirmation experiment of V_{TH} . | 46 |
| 4.9 | I_{OFF} values of L9 Orthogonal Array experiments. | 48 |
| 4.10 | S/N of I_{OFF} . | 48 |
| 4.11 | S/N responses of I_{OFF} . | 49 |
| 4.12 | ANOVA of I_{OFF} . | 49 |
| 4.13 | Confirmation experiment of I_{OFF} . | 49 |
| 4.14 | SS values of L9 Orthogonal Array experiments. | 50 |
| 4.15 | S/N of SS. | 51 |
| 4.16 | S/N responses of SS. | 51 |
| 4.17 | ANOVA of SS. | 52 |
| 4.18 | Confirmation experiment of SS. | 52 |
| 4.19 | R_{ON} values of L9 Orthogonal Array experiments. | 53 |
| 4.20 | S/N of R_{ON} . | 53 |

| | | |
|------|--|----|
| 4.21 | S/N responses of R_{ON} . | 54 |
| 4.22 | ANOVA of R_{ON} . | 54 |
| 4.23 | Confirmation experiment of R_{ON} . | 54 |
| 4.24 | I_{ON} values of L9 Orthogonal Array experiments. | 56 |
| 4.25 | S/N of I_{ON} . | 56 |
| 4.26 | S/N responses of I_{ON} . | 57 |
| 4.27 | ANOVA of I_{ON} . | 57 |
| 4.28 | Confirmation experiment of I_{ON} . | 57 |
| 4.29 | Best setting parameters of Planar Power MOSFET. | 58 |
| 4.30 | The values of electrical characteristics in Planar Power MOSFET. | 59 |

LIST OF FIGURES

| No. | Title | Pages |
|------------|--|--------------|
| 2.1 | Planar structure of Power MOSFET with junction indicator. | 6 |
| 2.2 | The other representation of cross section of Planar Power MOSFET structure. | 7 |
| 2.3 | I_D - V_D curves for first quadrant operation. | 8 |
| 2.4 | I_D - V_D curves for third quadrant operation. | 8 |
| 2.5 | Internal resistance of Planar Power MOSFET. | 10 |
| 2.6 | R_{ON} vs gate bias and temperature. | 10 |
| 2.7 | MOSFET parasitic capacitances. | 11 |
| 2.8 | Surface potential of device for 0.1V and 1.5V drain voltages (linear and saturated case). | 14 |
| 2.9 | Transfer curve of device for 0.1V and 1.5V drain voltages (linear and saturated case) | 15 |
| 2.10 | The process sequence used in the fabrication of devices. | 16 |
| 3.1 | Flowchart of the project methodology. | 19 |
| 3.2 | Simulation flowchart using TCAD. | 20 |
| 3.3 | The mesh generated for Planar Power MOSFET. | 23 |
| 3.4 | Device structure after polysilicon deposition and polysilicon oxidation with photoresist mask. | 24 |
| 3.5 | Device structure after polysilicon and oxide etching. | 24 |
| 3.6 | Device structure after P- body implantation. | 25 |
| 3.7 | Device structure after nitride deposition. | 26 |
| 3.8 | Device structure after nitride etching. | 26 |

| | | |
|------|---|----|
| 3.9 | Device structure after photoresist etching. | 27 |
| 3.10 | Device structure after N ⁺ source implantation. | 28 |
| 3.11 | Device structure after full nitride etching. | 28 |
| 3.12 | Device structure after polysilicon oxidation. | 29 |
| 3.13 | Device structure after aluminium deposition. | 30 |
| 3.14 | Final device structure after mirroring. | 31 |
| 3.15 | Final device structure after mirroring with net doping display. | 31 |
| 3.16 | ATLAS input and output. | 32 |
| 3.17 | Nominal-the-Best characteristic graph. | 35 |
| 3.18 | Smaller-the-Best characteristic graph. | 36 |
| 3.19 | Larger-the-Best characteristic graph. | 36 |
| 4.1 | Planar Power MOSFET structure. | 39 |
| 4.2 | Planar Power MOSFET structure with net doping display. | 39 |
| 4.3 | I_D vs V_D curve. | 40 |
| 4.4 | I_D vs V_{GS} linear curve. | 40 |
| 4.5 | I_D vs V_{GS} log curve | 41 |
| 4.6 | Electrical characteristic values extracted. | 41 |
| 4.7 | Planar Power MOSFET structure. | 60 |
| 4.8 | Planar Power MOSFET structure with net doping display. | 60 |
| 4.9 | I_D vs V_D curve. | 61 |
| 4.10 | I_D vs V_{GS} linear curve. | 61 |
| 4.11 | I_D vs V_{GS} log curve | 62 |
| 4.12 | Electrical characteristic values extracted. | 62 |

LIST OF ABBREVIATIONS

| Abbreviation | Full Word |
|---------------------|---|
| AC | Alternating Current |
| ANOVA | Analysis of Variance |
| BJT | Bipolar Junction Transistor |
| CMOS | Complementary Metal Oxide Silicon |
| DC | Direct Current |
| DIBL | Drain Induced Barrier Lowering |
| DOF | Degree of Freedom |
| IC | Integrated Circuit |
| MOSFET | Metal-Oxide-Silicon Field-Effect Transistor |
| N | Noise |
| NPN | Negative-Positive-Negative |
| OA | Orthogonal Array |
| S/N | Signal to Noise Ratio |
| S | Signal |
| TCAD | Technology Computer-Aided Design |
| VLSI | Very-Large-Scale-Integrated |

LIST OF SYMBOLS

| Symbol | Meaning |
|---------------|-----------------------------|
| BV_{DSS} | Breakdown Voltage |
| C_{DS} | Drain-to-Source Capacitance |
| C_{GD} | Gate-to-Drain Capacitance |
| C_{GS} | Gate-to-Source Capacitance |
| I_D | Drain Current |
| I_{OFF} | Leakage Current |
| I_{ON} | Drift Current |
| R_{ON} | On-Resistance |
| SS | Subthreshold Swing |
| V_D | Drain Voltage |
| V_{DON} | On-Voltage |
| V_{DS} | Drain-to-Source Voltage |
| V_G | Gate Voltage |
| V_{GS} | Gate-to-Source Voltage |
| V_{TH} | Threshold Voltage |

CHAPTER 1

INTRODUCTION

1.1 Background

Electronic world nowadays demands devices to function at their optimum performance. Power Metal Oxide Semiconductor Field Effect Transistor (MOSFET) is a device which can offer to fulfil the demand. Power MOSFET is well known for their low gate driver power, fast switching speed, and superior paralleling capability. Engineers believe that with further research and designing in the Power MOSFET switching function, would definitely make Power MOSFET become an ideal switch. Power MOSFET does perform the same function as the NPN of Bipolar Junction Transistor (BJT) in terms of amplifying and switching applications, and come with the additional benefits which are it can handle specific power levels. Power MOSFET came in several types of structures such as D-MOSFET, U-MOSFET, SC-MOSFET, CC-MOSFET, GD-MOSFET and SJ-MOSFET. By records, double diffused MOSFET structure which is famously known as D-MOSFET structure is the first Power MOSFET structure commercially introduced by the power semiconductor industry. However, all types of structures have their own advantages and disadvantages [1].

Most Power MOSFET features a vertical structure with source and drain on opposite sides of the wafer in order to support higher current and voltage. The

channel length of Power MOSFET device could be reduced by sub-micron dimensions by controlling the diffusion depth of the P- base and N+ source region. Power MOSFET can also perform best when it comes to the high-voltage applications. This approved by its ability to support hundreds amperes of drain current, compare to conventional MOSFET, which normally supports milliampere of drain current [1].

1.2 Objectives

The main objectives of this project are to design and simulate Planar Power MOSFET device by using SILVACO TCAD tools. Other objectives also being described as the guideline for this project as following;

- i) To analyze the electrical characteristics of Planar Power MOSFET device.
- ii) To do optimization approach of Planar Power MOSFET device by using L9 Orthogonal Array in Taguchi method.

1.3 Scopes of Project

The scope of this project presents the overall performance of Planar Power MOSFET device by using SILVACO TCAD tools. This project research is based on simulation and programming development of Planar Power MOSFET device. Several electrical characteristics that will be studied based on the simulation and programming development are I_{ON} , I_{ON}/I_{OFF} current ratio, threshold voltage (V_{TH}) and subthreshold swing (SS). The parameters of the device will also be studied. The study of parameters will involve an effect of varying doping dose for source and body implementation, effect of varying the diffuse time for diffusion method, and effect of varying gate oxide thickness. Other than that, L9 Orthogonal Array in Taguchi method will be utilized in order to result in optimum performance of the device.

1.4 Problem Statement

With the enormous expansion of the mobile equipment market, great needs of the sophisticated and efficient high-current DC/DC converters (sub-10V) arise, entailing in struggles to improve the electrical performance of the switching Planar Power MOSFET or pass transistors, which is the key element of the low-voltage smart power integrated circuits (ICs) [2]. A high-current driving, a low on state drain to source on-resistance (R_{ON}), which is obtained by the inverse of the slope of the drain current (I_{DS}) as a function of the drain voltage (V_{DS}) curve, for a given gate voltage (V_{GS}) in the triode region of MOSFET, and a low parasitic capacitance are the main specifications of a Planar Power MOSFET [3]. In order to improve the performance of Planar Power MOSFET, the parameters of the device will be varied and L9 Orthogonal Array in Taguchi method will be utilized in order to result in optimum performance of the device.

1.5 Outline of Report

This thesis is a combination of five chapters that consists of introduction, literature review, methodology, result and discussion, and the last chapter is conclusion and recommendation of the project.

The first chapter is an introduction to the project. In this chapter, we will explain the overview of the project briefly. This chapter also includes the objectives of the project, the scopes of the project, and the problem statement.

Second chapter is mostly discussing about the literature reviews which are related to this project based upon previous researches done. This chapter also contains theories related to the project which is mostly about the electrical characteristics of the Planar Power MOSFET. The electrical characteristics of the Planar Power MOSFET are discussed in detail because it is important to understand the characteristics of the device before optimize it by using Taguchi method.

Third chapter is on the method used in designing and simulating the device. This chapter also focuses on the characterization and optimization of the device. Chronology of the project and the methods used at each step are explained in detail. In supporting the chronology and methods, flowchart and diagrams will be shown throughout this chapter.

The fourth chapter is focused on the result obtained from the process of characterizations and optimization of the Planar Power MOSFET. The results are also analyzed and discussed to ensure that it meets the objectives of the project.

Fifth chapter is the conclusion and recommendation of the project. This chapter concludes the whole project and proposes recommendations for the future works.

CHAPTER 2

LITERATURE REVIEW

2.1 Introduction

The continuous growth in integrated circuit (IC) density and speed is the heart of the rapid growth of electronics [4]. The electronics industry is now the largest industry in terms of output as well as employment in many nations. It will be no doubt that this big industry will continue playing more important role in economic, social, and even political development throughout the world [5].

This importance is the motivation as well as a formidable driving force that urges the continued rise in IC integration density and speed. The rise in circuit density and speed has been accompanied by the scaling of MOSFET to lower the cost per function and meanwhile increase the performance and functionality of the circuits. Metal-oxide-semiconductor field-effect transistor (MOSFET) is the most important and fundamental building block of very-large-scale-integrated (VLSI) circuits today in IC industry. MOSFET is extremely popular in electrical components. MOSFET is transistors, which contain four terminals, namely the gate, body, source, and drain. When the sufficient voltage is supplied from the gate to the body terminal, an electrical connection is opened between the source and the drain terminals [6].

2.2 Planar Power MOSFET Structure

The cross section of Planar Power MOSFET is shown in the Figure 2.1. From the figure, the main difference compared to the Lateral MOSFET is the location of the source and drain. In the Lateral MOSFET, the source and drain appear side by side in horizontal but in the Power MOSFET the source and drain appear in vertical as to withstand the higher voltage applied. The other reason for this is to make possible lower on-state resistances and faster switching than the Lateral MOSFET. The existence of the epitaxial layer is mainly to support the high voltage applied [8]. In most of Power MOSFET structures, the N⁺ source and P- body junction are shorted through source metallization to avoid accidental turn on of the parasitic bipolar transistor.




Figure 2.1: Planar structure of Power MOSFET with junction indicator [7].

This device structure is fabricated by starting with an N-type epitaxial layer grown on a heavily doped N⁺ substrate. The channel is formed by the difference in lateral extension of the P- base and N⁺ source regions produced by their diffusion cycles. Both regions are self-aligned to the left-hand-side and right-hand-side of the gate region during ion-implantation to introduce the respective dopants. Polysilicon which will act as the refractory gate electrodes is required to allow diffusion of the dopants under the gate electrode at elevated temperatures.