

THE IMPACT OF SILICON BODY THICKNESS ON DEVICE
PERFORMANNCE OF 18nm LOW POWER SILICON ON INSULATOR

NUREZZATY BINTI JAMALUDDIN

This Report Is Submitted In Partial Fulfilment Of Requirement For The Bachelor
Degree Of Electronic Engineering (Computer Engineering) With Honours

FAKULTI KEJURUTERAAN ELEKTRONIK DAN KEJURUTERAAN
KOMPUTER

UNIVERSITI TEKNIKAL MALAYSIA

JUNE 2015



UNIVERSITI TEKNIKAL MALAYSIA MELAKA

FAKULTI KEJURUTERAAN ELEKTRONIK DAN KEJURUTERAAN KOMPUTER

BORANG PENGESAHAN STATUS LAPORAN

PROJEK SARJANA MUDA II

Tajuk Projek : THE IMPACT OF SILICON BODY THICKNESS ON DEVICE PERFORMANCE OF 18NM LOW POWER SILICON ON INSULATO(SOI).....

Sesi Pengajian : 1 4 / 1 5

Saya NUREZZATY BINTI JAMALUDDIN mengaku membenarkan Laporan Projek Sarjana Muda ini disimpan di Perpustakaan dengan syarat-syarat kegunaan seperti berikut:

- 1. Laporan adalah hakmilik Universiti Teknikal Malaysia Melaka.
2. Perpustakaan dibenarkan membuat salinan untuk tujuan pengajian sahaja.
3. Perpustakaan dibenarkan membuat salinan laporan ini sebagai bahan pertukaran antara institusi pengajian tinggi.
4. Sila tandakan (v) :

Empty checkbox

SULIT*

*(Mengandungi maklumat yang berdarjah keselamatan atau kepentingan Malaysia seperti yang termaktub di dalam AKTA RAHSIA RASMI 1972)

Empty checkbox

TERHAD**

** (Mengandungi maklumat terhad yang telah ditentukan oleh organisasi/badan di mana penyelidikan dijalankan)

Checked checkbox

TIDAK TERHAD

Handwritten signature of the author

(TANDATANGAN PENULIS)

Tarikh: 10/6/2015

Disahkan oleh:

Handwritten signature of the supervisor

(COP DAN TANDATANGAN PENYELIA)

DR. ANIS SUHAILA BINTI MOHD ZAIN

Pensyarah Kanan

Fakulti Kejuruteraan Elektronik & Kejuruteraan Komputer


Universiti Teknikal Malaysia Melaka (UTeM)

Tarikh: 10/6/2015

Hang Tuah Jaya

76100 Durian Tunggal, Melaka


“I hereby declare that this report is the result of my work except for quotes as cited in the references”

Signature :  _____

Author : NUREZZATY BINTI JAMALUDDIN

Date : JUNE 2015

“I hereby declare that I have read this report and in my opinion this report is sufficient in terms of scope and quality for the award of Bachelor Degree of Electronic Engineering (Computer Engineering) With Honours “

Signature : -----

Supervisor's Name : Dr. ANIS SUHAILA BINTI MOHD ZAIN

Date : JUNE 2015

ACKNOWLEDGEMENT

Prima facie, I am grateful to almighty Allah for the good health and His blessing that allow me to complete my final year project in order to graduate in Bachelor of Electronic Engineering (Computer Engineering) with honour. Without His pleasure and kindness, as His servant, I am incapable of doing anything

My biggest gratitude to my supervisor Dr. Anis Suhaila Binti Mohd Zain, whose accept me the way I am to be one of her student. Thank you for her understanding and patience in order to teach and help me in completing this project. For all her courage and motivations that being given will be used wisely in facing the future. Big thanks because willing to share your life experience in life that makes me to realise that to be successful person, there must be a bitter challenges. Last but not least for my respected supervisor, I am happily to hear your life story about your children and may Allah bless your family into jannah.

Sincerely thanks to my academic supervisor Dr. Fauziyah Binti Sallehuddin that help me in 3 years' time while I am study here. Thanks for all your support in my study that sometimes becomes up and down but you still remind me to keep being positive and strive for the success. All your help is much appreciated and all I can say is I hope Allah ease you in everything and grant you jannah.

I would also thanks to Faculty of Electronic and Computer Engineering for providing the facilities for all this years I being study here. Hopefully all the facilities will be upgraded time to time in order to provide a conducive learning environment for student in future. Hopefully by that, this faculty could produce more greater and successful engineers.

Lastly, a very special thanks to my family especially my father Jamaluddin Bin Hussin and my mother Hazizah Binti Kamaluddin for raising me up. Thank you for provide in terms of financial and moral support Not to forget to my brothers Muhammad Ezzuddin and Muhammad Ariffuddin that always cheer me up when I am sad and protect me even when I am far. To all my friends thank you for all your help in my study and I am extremely appreciated. I must acknowledge all of them because without their love, encouragement and assistance, I would not have finished this final year project.

ABSTRACT

Metal Oxide Semiconductor Field Effect Transistor (MOSFET) is type of transistor that used for switching and amplifying electronic signals. Year by year, MOSFET continuously been shrinking down in size in order to fulfil the market demand but this downsizing of MOSFET is come to the end due to many problems occur. Silicon on Insulator (SOI) is being introduced to overcome the problem in bulk MOSFET such as short channel effect. This project aimed to study the impact of silicon body thickness on device performance SOI for low power application. The studies will include the analysis of electrical characteristic of device which is threshold voltage, current leakage and subthreshold slope. Body thickness plays an important role to produce a good device performance where it has high potential solution to the ultimate scaling of SOI MOSFET. Designs parameters use in this project are from International Technology Roadmap Semiconductor (ITRS) 2011 edition. In order to design, SILVACO software using ATHENA and ATLAS are used. ATHENA is used to design the structure of device by following the parameter set in the ITRS while ATLAS used to obtain the electrical characteristic of device. The impact of this project can be clearly analysed by electrical characteristic for five different thickness of silicon body which used 18nm gate length for all design. In order to achieve the target performance some trade off occurs such as large leakage current.

ABSTRAK

Metal Oxide Semiconductor Field Effect Transistor (MOSFET) adalah sejenis transistor yang digunakan sebagai penguat atau pensuisan isyarat elektronik. Tahun demi tahun, saiz MOSFET dikurangkan secara berterusan untuk memenuhi permintaan pasaran tetapi pengecilan MOSFET sudah tiba keakhirnya berikutan banyak masalah yang timbul seperti kesan seluran pendek. Projek ini bertujuan untuk mengkaji kesan ketebalan badan silikon pada prestasi peranti untuk aplikasi kuasa rendah. Kajian ini melibatkan analisis ciri-ciri elektrik bagi peranti seperti voltan ambang, arus bocor dan kecerunan sub-ambang. Ketebalan badan memainkan peranan penting untuk menghasilkan prestasi peranti yang baik di mana ia mempunyai potensi yang tinggi untuk pengecilan saiz SOI MOSFET ketahap maksimum. Parameter yang digunakan dalam projek ini diambil dari International Technology Roadmap Semiconductor (ITRS) edisi 2011. Untuk mereka bentuk peranti, perisian SILVACO menggunakan ATHENA dan ATLAS digunakan. ATHENA digunakan untuk mereka bentuk struktur peranti dengan mengikut parameter yang ditetapkan dalam ITRS manakala ATLAS digunakan untuk mendapatkan ciri-ciri elektrik bagi peranti. Kesan daripada projek ini boleh dianalisis dengan jelas bagi lima jenis ketebalan badan silikon yang berlainan yang menggunakan panjang gate yang sama iaitu 18nm. Dalam usaha untuk mencapai prestasi yang disasarkan beberapa kekurangan akan berlaku seperti kebocoran semasa yang besar

TABLE OF CONTENT

CHAPTER	TITLE	PAGE
	PROJECT TITLE	i
	DECLARATION STATUS OF REPORT FORM	ii
	DECLARATION	iii
	SUPERVISOR DECLARATION	iv
	ACKNOWLEDGEMENT	v
	ABSTRACT	vi
	ABSTRAK	vii
	TABLE OF CONTENT	viii
	LIST OF FIGURES	xi
	LIST OF APPENDIX	xiii
	TABLE OF CONTENT	xvi
I	INTRODUCTION	
	1.1 Project Introduction	1
	1.2 Problem Statement	2
	1.3 Objective	2
	1.4 Scope	3

II LITERATURE REVIEW

2.1 Silicon on Insulator (SOI)	4
2.2 Miniaturization	5
2.3 Moore's Law	6
2.4 Silicon Body Thickness	7
2.5 SOI Scaling Effect	8
2.5.1 Threshold voltage	8
2.5.2 Leakage Current	9
2.5.3 Internal Resistance	10
2.5.4 Self-Heating	10
2.5.5 Sub-Threshold Slope	11
2.6 Comparison between SOI MOSFET and Bulk MOSFET	11
2.6.1 Advantages of SOI MOSFET	12

III METHODOLOGY

3.1 Overview Project Development Flowchart	14
3.2 Flowchart for SOI MOSFET Designing Process	15
3.3 Flowchart for Extracting and Displaying Tonyplot Graph	17

IV RESULT AND DISCUSSION

4.1 Introduction	18
4.2 Structure and extracting parameters of SOI MOSFET using 7.6nm body thickness	24
4.3 Structure and extracting parameters of SOI MOSFET using 7.4nm body thickness	29
4.4 Structure and extracting parameters of SOI	34

	MOSFET using 7.2nm body thickness	
	4.5 Structure and extracting parameters of SOI	39
	MOSFET using 6.4nm body thickness	
	4.6 Description of overall design parameter	44
	4.7 Comparison and analysis of result.	45
V	CONCLUSION AND RECOMMENDATION	
	5.1 CONCLUSION	48
	5.2 RECOMMENDATION	50

LIST OF TABLE

NO	TITLE	PAGE
4.1	High Voltage Parameter Design for 7.8nm Silicon Body Thickness	20
4.2	Extracted Result for High Drain Voltage for 7.8nm Silicon Body Thickness	21
4.3	Low Voltage Parameter Design for 7.8nm Silicon Body Thickness	22
4.4	Extracted Result for Low Drain Voltage for 7.8nm Silicon Body Thickness	23
4.5	High Voltage Parameter Design for 7.6nm Silicon Body Thickness	25
4.6	Extracted Result for High Drain Voltage for 7.6nm Silicon Body Thickness	26
4.7	Low Voltage Parameter Design for 7.6nm Silicon Body Thickness	27
4.8	Extracted Result for Low Drain Voltage for 7.6nm Silicon Body Thickness	28
4.9	High Voltage Parameter Design for 7.4nm Silicon Body Thickness	30
4.1	Extracted Result for High Drain Voltage for 7.4nm Silicon Body Thickness	31
4.11	Low Voltage Parameter Design for 7.4nm Silicon Body Thickness	32
4.12	Extracted Result for Low Drain Voltage for 7.4nm Silicon Body Thickness	33
4.13	High Voltage Parameter Design for 7.2nm Silicon Body Thickness	35

4.14	Extracted Result for High Drain Voltage for 7.2nm Silicon Body Thickness	36
4.15	Low Voltage Parameter Design for 7.2nm Silicon Body Thickness	37
4.16	Extracted Result for Low Drain Voltage for 7.2nm Silicon Body Thickness	38
4.17	High Voltage Parameter Design for 6.4nm Silicon Body Thickness	40
4.19	Low Voltage Parameter Design for 6.4nm Silicon Body Thickness	42
4.2	Extracted Result for Low Drain Voltage for 6.4nm Silicon Body Thickness	43
4.21	Overall extract result	45

LIST OF FIGURES

NO	TITLE	PAGE
2.1	Bulk MOSFET	4
1.2	SOI MOSFET	5
2.3	Challenge in Chips Development	6
2.4	Silicon body thickness as manipulated parameter in this project	7
2.5	Self-heating effect in SOI	10
2.6	Improvement in execution time by using SOI	12
3.1	Project Methodology Flowchart	14
3.2	Structure Design Flowchart	16
3.3	Extracting Parameters Flowchart	17
4.1	SOI design with 7.8nm body thickness	19
4.2	Contour structure of 7.8nm body thickness	19
4.3	Linear Drain current (I_D) Vs. Gate Voltage (V_g) for 7.8nm silicon body thickness(High Voltage)	20
4.4	Log Drain current (I_D) vs. Gate Voltage (V_g) for 7.8nm silicon body thickness (High Voltage)	21
4.5	Linear Drain current (I_D) Vs. Gate Voltage (V_g) for 7.8nm silicon body thickness (Low Voltage)	22
4.6	Log Drain current (I_D) Vs. Gate Voltage (V_g) for 7.8nm silicon body thickness (Low Voltage)	24
4.7	SOI design with 7.6nm body thickness	24
4.8	Contour structure of 7.6nm body thickness	24
4.9	Linear Drain current (I_D) vs. Gate Voltage (V_g) for 7.6nm	25

	silicon body thickness (High Voltage)	
4.10	Log Drain current (I_D) vs. Gate Voltage (V_g) for 7.6nm silicon body thickness (High Voltage)	26
4.12	Linear Drain current (I_D) vs. Gate Voltage (V_g) for 7.6nm silicon body thickness (Low Voltage)	27
4.12	Log Drain current (I_D) vs. Gate Voltage (V_g) for 7.6nm silicon body thickness (Low Voltage)	28
4.13	SOI design with 7.4nm body thickness	29
4.14	Contour structure of 7.4nm body thickness	29
4.15	Linear Drain current (I_D) vs. Gate Voltage (V_g) for 7.4nm silicon body thickness (High Voltage)	30
4.16	Log Drain current (I_D) vs. Gate Voltage (V_g) for 7.4nm silicon body thickness (High Voltage)	31
4.17	Linear Drain current (I_D) vs. Gate Voltage (V_g) for 7.4nm silicon body thickness (Low Voltage)	32
4.18	Log Drain current (I_D) vs. Gate Voltage (V_g) for 7.4nm silicon body thickness (Low Voltage)	33
4.19	SOI design with 7.2nm body thickness	34
4.20	Contour structure of 7.2nm body thickness	34
4.21	Linear Drain current (I_D) vs. Gate Voltage (V_g) for 7.2nm silicon body thickness (High Voltage)	35
4.22	Log Drain current (I_D) vs. Gate Voltage (V_g) for 7.2nm silicon body thickness (High Voltage)	36
4.23	Linear Drain current (I_D) vs. Gate Voltage (V_g) for 7.2nm silicon body thickness (Low Voltage)	37
4.24	SOI design with 6.4nm body thickness	39
4.25	Contour structure of 6.4nm body thickness	39
4.26	Linear Drain current (I_D) vs. Gate Voltage (V_g) for 6.4 nm silicon body thickness (High Voltage)	40
4.27	Log Drain current (I_D) vs. Gate Voltage (V_g) for 6.4nm silicon body thickness (High Voltage)	41
4.28	Linear Drain current (I_D) vs. Gate Voltage (V_g) for 6.4 nm	42

	silicon body thickness (Low Voltage)	
4.29	Log Drain current (I_D) Vs. Gate Voltage (V_g) for 6.4nm silicon body thickness (Low Voltage)	43
4.24	SOI design with 6.4nm body thickness	39
4.25	Contour structure of 6.4nm body thickness	39
4.26	Linear Drain current (I_D) vs. Gate Voltage (V_g) for 6.4 nm silicon body thickness (High Voltage)	40
4.27	Log Drain current (I_D) vs. Gate Voltage (V_g) for 6.4nm silicon body thickness (High Voltage)	41
4.28	Linear Drain current (I_D) vs. Gate Voltage (V_g) for 6.4 nm silicon body thickness (Low Voltage)	42
4.29	Log Drain current (I_D) Vs. Gate Voltage (V_g) for 6.4nm silicon body thickness (Low Voltage)	43
4.24	SOI design with 6.4nm body thickness	39
4.25	Contour structure of 6.4nm body thickness	39
4.26	Linear Drain current (I_D) vs. Gate Voltage (V_g) for 6.4 nm silicon body thickness (High Voltage)	40
4.27	Log Drain current (I_D) vs. Gate Voltage (V_g) for 6.4nm silicon body thickness (High Voltage)	41
4.28	Linear Drain current (I_D) vs. Gate Voltage (V_g) for 6.4 nm silicon body thickness (Low Voltage)	42
4.29	Log Drain current (I_D) Vs. Gate Voltage (V_g) for 6.4nm silicon body thickness (Low Voltage)	43
4.25	Contour structure of 6.4nm body thickness	39
4.26	Linear Drain current (I_D) vs. Gate Voltage (V_g) for 6.4 nm silicon body thickness (High Voltage)	40

LIST OF APPENDIX

NO	TITLE	PAGE
A	Coding For Design Structure	54
B	Coding For SOI MOSFET Data Extraction	56

CHAPTER I

INTRODUCTION

1.1. Project Introduction

MOSFET is used as a switching device in electronic world. Year by year, the size as be continuously scaled down to make the transistor smaller to pack more and more devices in a given chip area. Smaller physical size can make transistor switching process faster compare to larges size. The main part that been normally scaled are channel length, channel width, and oxide thickness. However, the more the size had been reducing, many problems occur during designing the MOSFET.

SOI has been introduced in 1980s in order to improve the SIMOX technology. The silicon layer thickness can be in range in micron which is very small in size. With SOI technology it can increase chip functionality without big changes of the design. Silicon on insulator consists of three main layer silicon body, buried oxide (BOX) and bulk. The difference between SOI MOSFET and bulk MOSFET is the existing of the BOX layer between the silicon body and the bulk. SOI is a planar process technology that relies on primary innovation which is ultra-thin layer of insulator called the buried oxide that positioned on top of the base silicon.

There are several advantages of SOI MOSFET which are negligible drain to substrate capacitance which can help to improve the switching speed of the device. Besides there is no latch up occurs, and not requires any extra circuit to prevent the

latch up. The leakage current more smaller in SOI structure in order to apply for low standby power device such as a mobile phone. [1]

This project will focus on impact of silicon body thickness on device performance of 18nm gate length for low power application. Refer to 2011 overall roadmap technology characteristic (ORTC) by ITRS the parameter changes in every year. The main focus in this project is reducing the body thickness because it is has potential for ultimate scaling of MOSFET. Besides that, it can improve the power consumption, threshold voltage and current. But, reduction of body thickness will lead to transistor gate leakage current and change the slope of threshold voltage as it affected by deducting of SOI body thickness.

1.2. Problem Statement

Semiconductor industry never fails to undergo improvement of device in every year consistent with advancement in nowadays technology. Scaling down size of device is major topics in semiconductor industry due to many problems occur such as large current leakage, increases of threshold voltage and increase of internal resistance. In this project, all the problems will be given more attention in order to gain a better device.

1.3. Objective

1. To design and simulate the SOI with reduction of silicon body thickness by using ATHENA and ATLAS from SILVACO.
2. To analyse the impact of silicon body thickness on device performance using 18nm gate length.
3. To analyse the threshold voltage, current leakage and sub threshold slope.

1.4. Scope

This project is focused on analysing the impact of silicon body thickness on device performance using 18nm gate length. All design parameters will be Refer to 2011 ORTC. First, main design of SOI will be created and all the parameters will be analysed. After that, the thickness of body silicon will be deducted by 0.2nm continuously and the impact of these changes will be analysed. In order to analyse this result, simulation tools that will be used are ATHENA and ATLAS by SILVACO. ATHENA used for designing the structure of device and ATLAS used to obtain the device electrical characteristic. This project will success if the good impact is produce by reduction of silicon body thickness.

CHAPTER II

LITERATURE REVIEW

2.1 Silicon on Insulator (SOI)

Research on SOI has been done about two decades in order to have better device performance for electronic industry [3]. Structure of SOI is not much different compared to normal bulk MOSFET. The major difference is the insertion of insulation layer beneath on device [2]. SOI MOSFET is the evolution of bulk MOSFET in order to overcome the problem that occurs in bulk MOSFET. SOI is becoming mainstream technology for future high performance and low power application. SOI contains three main layer which are body silicon, buried oxide (BOX) and bulk. BOX is a new layer that makes the major difference between SOI and bulk MOSFET as shown in figure 2.1.




Figure 2.1: Bulk MOSFET




Figure 1.2: SOI MOSFET

2.2 Miniaturization

SOI is one of manufacturing strategies to miniaturize of microelectronic device. A long before SOI technology been introduced, bulk MOSFET has been continuously scaled down in size for the purpose to make the transistor smaller so that more chips can be placed on the wafer. The benefit of the miniaturization size can lead to slowing down the price per chip at the same time still has the same function as before. In fact the number of transistor per chip has been double every 2 to 3 years [4].

It already proved that smaller transistor will switch faster. So that, the reduction of size will scale down overall MOSFET parameters involving it channel length, channel width and the thickness of overall body. Year by year the size of MOSFET is getting smaller and many difficulties arises such as higher sub-threshold voltage is needed but the shrinking of size will reduce the voltage in order to maintain the reliability. As for that, sub-threshold voltage also been reduce but the problem occurs because the transistor cannot be switched from turn off to turn on. The MOSFETs also face with increases of junction leakage, lower output resistance and interconnect capacitance [2]. Research have found that SOI MOSFET could overcome the problem occurs in bulk MOSFET.

After SOI MOSFET is been introduced SOI technology also begins to shrink down to fulfil the market demands. Shrinking down the size will lead to several problems as many layer and part of the transistors already changed. It is no doubt that SOI have a lot of advantage as it has faster speed and low power consumption [5]. But the shrinking down the size will cause the high series resistance [7], higher source/drain patristic resistance and thermal instability [6].



Figure 2.3: Challenge in Chips Development [17]

2.3 Moore's Law

Dynamic of silicon revolution has followed the guide of Moore's Law that predict the economic and technical trends of integrated circuit. It already describe that long term trend in history that the number of transistor can be placed on integrated circuit are doubling increased year by year [18]. Moore's law already serves as the emblem for the whole of technologies change [9].

Moore's law already described the increment of transistor density. It said that the reduction of size of the physical MOS device has improved the circuit speed and it density [8].

2.4 Silicon Body Thickness




Figure 2.4: Silicon body thickness as manipulated parameter in this project

From the figure 2.4.1, it shows that the source and drain are part of silicon body thickness. If any changes regarding silicon body will affect the source and drain region. As mentioned bulk MOSFET already scaled down the thickness but control of short channel effect is become more difficult and it also leading to increase of sub-threshold leakage current. This happen because source and drain influence over the channel potential become significant relative to the gate control [8].

By using ultra-thin body SOI the scalability of MOS device has been improved well. These due to points in the silicon channel are close enough to have a good control thus eliminating the sub-surface leakage currents. Even though, the SOI MOSFET is allowed the scalability of the thickness, the problem still arises when the thickness is far shrink [8]. Besides that, the impact of scaling down the thickness may lead to negative threshold voltage which is not described for device [10].

2.5 SOI Scaling Effect

As the devices are scaled down, it is more difficult to achieve a scaled transistor with high performance [19]. Even though they can reduce a short channel effect (SCE), leakage current and maintain good scaling capability. SOI transistor still has its own deficiency as it is being shrinking down to nano scale device [20].

2.5.1 Threshold voltage

Referring the PIDS table of ITRS, it shows that SOI device is attracted considerable attention as potential alternative substrate for low power device application. Since the reduction of size, the power supply is also being reduced accompanied by the threshold voltage reduction. However, the lower limit of the threshold voltage is set by the amount of the off-state leakage current that can be tolerated [12]. As for the future invention, controlling the threshold voltage has become more important.

Several factors are used to control the threshold voltage one is the channel doping. The channel doping will affect the Fermi potential directly with the channel doping increases. With the channel doping increase different threshold voltage can be achieved by adjusting the channel doping [12]. Gate oxide thickness is one of the factors as in increase the gate oxide capacitance is decrease which means the gate has less control to the channel and threshold voltage increase [12].

As the body thickness is more shrink down the size, it affected the threshold voltage. Threshold voltage is very sensitive to the thickness fluctuation [7] [21]. The main factor is because of the quantum confinement effect whereby the dopant fluctuation can cause the variation in scaled SOI act together with the quantum confinement effect cause larger threshold voltage [11]. Thus, to have the low power device, the low threshold voltage is required [10].