

**VIRTUAL FABRICATION PROCESS OF PLANAR POWER MOSFET
USING SILVACO TCAD TOOLS**

NORZAKIAH BINTI ZAHARI

**This Report Is Submitted In Partial Fulfilment of Requirements For
The Bachelor Degree of Electronic Engineering (Computer Engineering)**

**FakultiKejuruteraanElektronikdanKejuruteraanKomputer
UniversitiTeknikal Malaysia Melaka**

JUNE 2014



UNIVERSITI TEKNIKAL MALAYSIA MELAKA

FAKULTI KEJURUTERAAN ELEKTRONIK DAN
KEJURUTERAAN KOMPUTER

BORANG PENGESAHAN STATUS LAPORAN
PROJEK SARJANA MUDA II

Tajuk Projek : **VIRTUAL FABRICATION PROCESS OF PLANAR POWER
MOSFET USING SILVACO TCAD TOOLS**

Sesi

Pengajian :

2	0	1	4
---	---	---	---

Saya NORZAKIAH BT ZAHARI

mengaku membenarkan Laporan Projek Sarjana Muda ini disimpan di Perpustakaan dengan syarat-syarat kegunaan seperti berikut:

1. Laporan adalah hakmilik Universiti Teknikal Malaysia Melaka.
2. Perpustakaan dibenarkan membuat salinan untuk tujuan pengajian sahaja.
3. Perpustakaan dibenarkan membuat salinan laporan ini sebagai bahan pertukaran antara institusi pengajian tinggi.
4. Sila tandakan () :

SULIT*

*(Mengandungi maklumat yang berdarjah keselamatan atau kepentingan Malaysia seperti yang termaktub di dalam AKTA RAHSIA RASMI 1972)

TERHAD*

*


***(Mengandungi maklumat terhad yang telah ditentukan oleh organisasi/badan di mana penyelidikan dijalankan)

TIDAK
TERHAD

Disahkan oleh:


(TANDATANGAN PENULIS)

Tarikh: 5/6/2014



(COP DAN TANDATANGAN
PENYELIA)

DR. FAUZIYAH BINTI SA'ADAH

Pensyarah Kanan

Fakulti Kejuruteraan Elektronik dan

Kejuruteraan Komputer

Universiti Teknikal Malaysia Melaka (UTeM)

Hang Tuah Jaya

76100 Durian Tunggal

DECLARATION

This declaration is to clarify that all of the submitted contents of this project are original in its figure, excluding those, which have been admitted specifically in the references. All the work process involves is from my own idea and creativity. All contents of this project have been submitted as a part of partial fulfilment of Bachelor of Electronic Engineering in Computer Engineering.

“I hereby declare that this project is the work of my own excluded for the references document and summaries that have been acknowledge.”

(NOR ZAKIAH BINTI ZAHARI)

B021010090


Date:

**BACHELOR OF ELECTRONIC ENGINEERING
(COMPUTER ENGINEERING)
UNIVERSITI TEKNIKAL MALAYSIA MELAKA**

June 2014

“I hereby declare that I have read this report and in my opinion this report
“Virtual Fabrication Process of Planar Power MOSFET using Silvaco Tcad Tools” is
sufficient in terms of the scope and quality for the bachelor of Electronic Engineering
(COMPUTER).”

Checked and Approved by



(DR. FAUZIYAH BT SALEHUDDIN)

Project Supervisor

Date: 5/6/2014

**Faculty of Electronic Engineering and Computer (FKEKK)
Universiti Teknikal Malaysia Melaka**

June 2014

Special Dedication, to my beloved family members for their love, prayers and encouragement. Also, to my supervisor for her guidance and moral support. Special thanks to all my friends for their support throughout my educational journey.

ACKNOWLEDGEMENT

Bismillahirrahmanirrahim,

Alhamdulillah and thank you to Allah S.W.T. finally, I am able to complete this Final Year Project entitled “Virtual Fabrication Process of Planar Power MOSFET using Silvaco Tcad Tools”. This final year project was prepared for Faculty of Electronic Engineering and Computer (FKEKK), Universiti Teknikal Malaysia Melaka (UTeM), basically for students in final year to complete the undergraduate program that leads to the degree of Bachelor of Electronic Engineering (Computer).

Firstly, I would like to express my deepest gratitude to Dr. Fauziyah Bt Salehuddin, my beloved supervisor who had guided me a lot during these two (2) semesters session 2013/2014. I also want to thank her for the ideas and suggestions in the compilation and preparation this final year project report.

Deepest thanks and appreciation to my parents, family and friends for their cooperation and contributed by supporting my work, constructive suggestion and full support for the report completion, from the beginning till the end.

Last but not least, thank you to Faculty of Electronic Engineering and Computer staffs for the great INOTEK competition and my PA, Dr Zaidi

TABLE OF CONTENTS

CHAPTER	TITLE	PAGE
	TITLE	i
	DECLARATION	ii
	SUPERVISOR CONFIRMATION	iii
	DEDICATION	iv
	ACKNOWLEDGEMENT	v
	ABSTRACT	vi
	ABSTRAK	vii
	TABLE OF CONTENTS	viii
	LIST OF TABLES	xi
	LIST OF FIGURES	xii
I	INTRODUCTION	16
	1.1 MOSFET	16
	1.2 PROBLEM STATEMENTS	17
	1.3 OBJECTIVES	18
	1.4 PROJECT SCOPE	18
	1.5 PROJECT SIGNIFICANCE	18
	1.6 THESIS ORGANIZATION	19
II	LITERATURE REVIEW	5
	2.1 INTRODUCTION	20
	2.2 THE POWER PLANAR MOSFET STRUCTURE	21
	2.2.1 Lateral Channel Design	22
	2.2.2 Trench & Planar MOSFET Structure	23
	2.3 BREAKDOWN VOLTAGE	25
	2.4 ON-STATE CHARACTERISTICS	26

	2.4.1	First – Quadrant operation	27
	2.4.2	Third – Quadrant operation	28
	2.5	CAPACITANCE	29
	2.6	POWER MOSFET PACKING TECHNOLOGY	30
III		PROJECT METHODOLOGY	32
	3.1	INTRODUCTION	32
	3.2	FLOW OF THE RESEARCH	33
	3.3	SIMULATION USING TCAD	33
	3.4	ATLAS SIMULATOR	34
	3.5	ATHENA SIMULATOR	34
	3.6	DECKBUILD	35
	3.7	FABRICATION STEPS OF NMOS TRANSISTOR	35
	3.8	DEVICE STRUCTURE DESIGN	35
	3.9	DEVICE DEVELOPMENT	36
	3.9.1	Generating Meshes	36
	3.9.2	Adding a Substrate Region and Epitaxy Layer	36
	3.9.3	Polysilicon Deposition & Oxidation	37
	3.9.4	Polysilicon & Oxide Etching	37
	3.9.5	P-Body Implantation	38
	3.9.6	Nitride Deposition	39
	3.9.7	Nitride Etching	39
	3.9.8	Photoresist Etching	40
	3.9.9	N+ Source Implantation	41
	3.9.10	The Etching of All Nitride	41
	3.9.11	Polysilicon Oxidation	42
	3.9.12	Aluminium Deposition	43
	3.9.13	Mirroring the Structure	43
	3.9.14	Adding Contacts to Electrode	44
IV		RESULT & DISCUSSION	46
	4.1	DEVICE STRUCTURE	46
	4.2	DATA EXTRACTION	47

4.2.1	Threshold Voltage	48
4.2.2	Drain Induced Barrier Lowering (DIBL)	49
4.2.3	Subthreshold Swing	49
4.3	VARIATION OF THE DOSE VALUE	49
4.3.1	N+ Source Implant Dose	50
4.3.2	Gate Oxide Thickness	50
4.3.3	P-Body Implant Dose	51
4.3.4	Diffuse Time of Arsenic Doping	52
V	CONCLUSION AND FUTURE WORK	53
5.1	CONCLUSION	53
5.2	FUTURE WORK	53
	REFERENCES	54
	APPENDICES	55

LIST OF TABLES

NO.	TITLE	PAGE
1.0	Variation of Design Structure Doping Value	35
1.1	Variation of N+ Source Implant Dose	50
1.2	Variation of Gate Oxide Thickness	50
1.3	Variation of P-Body Implant Dose	51
1.4	Variation of Diffuse Time	52

LIST OF FIGURES

NO.	TITLE	PAGE
1.0	Planar Structure of Power MOSFET	21
1.1	Another representation of Power MOSFET	22
1.2.1	VMOSFET Vertical	23
1.2.2	DMOSFET Vertical	23
1.2.3	UMOSFET Vertical	23
1.3	Planar MOSFET Structure	24
1.4	Trench MOSFET Structure	25
1.5	On-region characteristics (first-quadrant operation)	26
1.6	RDSON components of a planar MOSFET	27
1.7	Third-quadrant operation	28
1.8	Capacitance variations	29
1.9	RDS(ON) Contributors, Planar Structure	30
2.0	A traditional device package	30
2.1	Flow chart	33
2.2	Simulation using TCAD	34
2.3	The mesh generate for planar power MOSFET	36
2.4	Polysilicon deposition and polysilicon oxidation with photoresist mask	37
2.5	Device structure after polysilicon and oxide etching	38
2.6	Device structure after P-Body Implantation	38
2.7	Device structure after nitride deposition	39
2.8	Device structure after nitride etching	40
2.9	Device structure after photoresist etching	40
3.0	Device structure after n ⁺ source implantation	41
3.1	Device structure after full nitride etching	42
3.2	Device structure after polysilicon oxidation	42
3.3	Device structure after aluminium deposition	43
3.4	Final device structure after mirroring	44
3.5	Final device structure after mirroring with net doping display	45

3.6	The final device structure	46
3.7	Graph of I_D s VS V_{GS} in log scale	47
3.8	Graph of I_D s VS V_{GS} in linear scale	47
3.9	Extraction of DIBL	48
4.0	Extraction of Subthreshold Swing	49

ABSTRACT

In this thesis, the structure of planar power MOSFET were designed and developed using Synopsis Silvaco Technology Computer Aided Design (TCAD) tools using several variation of N⁺ source implant dose, P-Body implant dose, gate oxide thickness and finally the diffuse time of arsenic doping with time. The planar power metal–oxide–semiconductor field-effect transistor (MOSFET) is considered to be ideal power switches due to their high input impedance and fast switching speed. The performance of the planar power MOSFET was analyzed from the I_{ds} vs V_{gs} curves. The electrical characteristic such threshold voltage, subthreshold swing and current ratio for the proposed device structures were investigated.

ABSTRAK

MOSFET kuasa berbentuk satah telah dianggap sebagai mempunyai ciri-ciri pensuisan kuasa ideal disebabkan input impedannya yang tinggi dan kelajuan pensuisannya yang tinggi . Dalam tesis ini, struktur MOSFET kuasa berbentuk satah telah direka dan dibangunkan menggunakan Synopsis Silvaco Reka bentuk bantuan teknologi komputer (TCAD) menggunakan dos implan untuk “N+ Source”, dos implan “P-Body”, ketebalan “Gate Oxide” dan akhirnya “diffuse time” arsenic. Prestasi MOSFET kuasa berbentuk satah telah dianalisis dari menggunakan graph I_{ds} vs V_{gs} . Ciri-ciri keelektrikan seperti voltan “threshold subthreshold swing” dan nisbah arus untuk struktur peranti yang dicadangkan itu telah disiasat.

CHAPTER I

INTRODUCTION

This first chapter provided a basic introduction of Metal Oxide Semiconductor Field Effect Transistor (MOSFET) device as the commonly used power devices in the semiconductor industry. Power MOSFET is a new technology in Integrated Circuit (IC) fabrication technology. There are two types of Power MOSFET, trench and planar. One is for low voltage applications while another one is for high voltage applications. Since this research focused on high voltage applications, planar Power MOSFET has been chosen. This chapter started with a basic introduction of the whole chapter on the existing of MOSFET. After that, it stated the brief explanation about the problem statements, objectives, project scope and project significance. Lastly, the thesis organization of this research was stated.

1.1 MOSFET

Nowadays, electronic appliances such as television, computers and mobile phones are getting smaller in size. More applications were added to these appliances due to the growth of technology. Smaller size in electronics appliances need smaller size of transistor. The size of transistor in the market has reached to 32nm and 45nm. To produce a transistor with smaller channel lengths is a challenge, and the difficulties in device fabrication are always a limiting factor in integrated circuit (IC) technology.

MOSFET are the most commonly used power devices. Power MOSFETs are famous for their superior switching speed, which with further research and designing can make it become “ideal switch”. Power MOSFETs does perform the same function as the NPN, bipolar junction transistor (BJT) which is for amplifying and switching applications, and come with additional benefits which is it can handle specific power levels. [1]

The main difference of Power MOSFETs compare to the lateral MOSFETs is the location of the source and drain. In the lateral MOSFETs, the source and drain appear side by side in horizontal but in the power MOSFETs the source and drain area appear in vertical as to withstand the higher voltage applied. The other reason for this is to makes possible lower on states resistances and faster switching than the lateral MOSFETs. The existence of the epitaxial layer is mainly to support the high voltage applied.

In most of Power MOSFETs structure, the N+ source and P-body junction are shorted through source metallization to avoid accidental turn-on of the parasitic bipolar transistor. There are two types of Power MOSFETs which are Planar Power MOSFETs and Trench Power MOSFETs. In planar structure, the poly silicon and the channel are displaced on the horizontal silicon surface of a planar device, same like Trench. For a low-voltage power MOSFET device, a channel conduction is best constructed using a trench channel structure. [1]

1.2 PROBLEM STATEMENTS

This project addresses current issues in high voltage applications. Recently, Bipolar Junction Transistor (BJT) has been used to perform in high voltage applications. The key to the fabrication of a bipolar junction transistor is to make the middle layer, the base, as thin as possible without shorting the outside layers, the emitter and collector. As time passes, technology realized that Bipolar Junction Transistor did not perform well in the high voltage application. Bipolar Junction Transistor consume more power because it is wasting current when it is switch on. Also, the Bipolar Junction Transistor generally has a 0.3v voltage drop in the input pin, and it takes a lot of base current to do that. [1] In order to fulfill the need of high

voltage devices, many researchers have started looking for a new structure of transistor based on conventional MOSFET. So, Planar Power MOSFET is a better choice.

1.3 OBJECTIVES

The main objective is to design and simulate Power MOSFETs with vertical planar Silvaco TCAD Tools. Other than that, the objectives are:

1. To design the structure of Planar Power MOSFETs using Silvaco TCAD Tool.
2. To analyze the electrical characteristics of Planar Power MOSFETs device.
3. To identify the Planar Power MOSFETs performance in high voltage device.

1.4 PROJECT SCOPE

This project presents the overview on the performance of Power MOSFETS by using computer Silvaco TCAD Tools. The aim of the project was to analyze and identify the device electrical characteristic such as threshold voltage (V_{th}) and Subthreshold Swing. The study of the device is on designing the structure of Planar Power MOSFET, effect of varying doping dose for source and body implantation, effect of varying time for diffusion method and effect of varying gate oxide thickness.

1.5 PROJECT SIGNIFICANCE

The project brings benefits such as follows:

1. Consume less power so no wasting current occurred during the fabrication process.
2. It fulfill the need of high voltage devices in semiconductor industry.

1.6 THESIS ORGANIZATION

This thesis consists of five chapters. The first chapter provides an introduction for this project to the reader. In this chapter, the background and objectives of the project is stated. The problem statements behind the project and scope of study of the project is also discussed within this chapter.

The second chapter is discussing about literature review. This chapter contains the theories related to the project which is mostly about the characteristics of the power MOSFET. The characteristics of the power MOSFET are discussed mostly because it is important to understand it to further study the device.

The third chapter is on the methodology in this project. The chapter explains the flow of this project from the beginning until the acceptable results. It also introduces the ATHENA software and ATLAS software.

The fourth chapter is focusing on the collected and analyzed data in this project. The simulation results were discussed in this chapter. The electrical characteristics were extracted, compared and analyzed.

Finally, the fifth chapter describes the conclusion and the some recommendations for the future work. It also determines the achievements of this project.

CHAPTER II

LITERATURE REVIEW

This chapter provides an overview of relevant literature as well as the basic theoretical concept of the fabrication process of Planar Power MOSFET and how this device functions. It explains the theory of Power MOSFET basics and the review.

2.1 INTRODUCTION

Power MOSFETs have become the standard choice as the main switching device for low-voltage switch mode power-supply (SMPS) converter applications. The standard value for low voltage SMPS is <200V. However, to size the right device for a specific topology using manufacturer's datasheets is becoming increasingly difficult. With a large variety of topologies, switching speeds, load currents and output voltages available, it has become impossible to identify a generic MOSFET that offers the best performance across the wide range of circuit conditions. [2] Low-voltage power MOSFETs are widely used in portable electronics for dc/dc conversion applications. As the operating voltage of portable electronics is reduced, the drain and threshold voltages of power MOSFETs have to be reduced as well.

A figure of merit to evaluate the switching performance of power MOSFETs is defined as the product of the specific on-resistance ($R_{ON} \cdot AA$) and the gate-drain charge density (Q_{GD}/AA). [3] The planar and trench power MOSFETs are two vertical power transistors commonly used in low-voltage power switching applications. The planar power MOSFET is easier to be fabricated than the trench power MOSFET because the critical trench process is not required. When compared

to the trench power MOSFET, the planar power MOSFET usually has a smaller gate–drain charge density but a higher specific on-resistance. In recent years, a number of approaches have been reported to improve the performance of the low-voltage planar power MOSFET. A split gate together with a dummy gate shorted to the source is employed to reduce the gate–drain overlap area and to protect the ends of the split gate from electric field crowding [4]

Until the 80's, Bipolar Junction Transistor (BJT) was the main technology used for Power IC's. The BJT was the best transistor because of its “amplification and matching properties”. As time passed by, the high demand for gate logic led to the need for a better switching technology. The BJT then became outdated because of its power consumption needs and complex design. At low frequencies, CMOS was the apparent choice for gate logic design. Power Integrated Circuit (IC) was expanded to include BJT and CMOS technology. BJT has reached a limit in delivering power to the load. [5]

2.2 THE POWER PLANAR MOSFET STRUCTURE




Figure 1.0 Planar Structure of Power MOSFET [4]

In most power MOSFETs, the N^+ source and P-body junction are shorted through source metallization. This is to avoid accidental turn-on of the parasitic bipolar

transistor. When no bias is applied to the Gate, the Power MOSFET is capable of supporting a high drain voltage (V_d) through the reverse-biased P-body and N^- Epi junction.

In high voltage devices, most of the applied voltage is supported by the lightly doped Epi layer. A thicker and more lightly doped Epi supports higher breakdown voltage but with increased on resistance. In lower voltage devices, the P-body doping becomes comparable to the N^- Epi layer and supports part of the applied voltage. If the P-body is not designed thick or heavy enough, the depletion region can punch-through to the N^+ source region and cause lower breakdown. But if it is over designed, the channel resistance and threshold voltage will also increase. [6]




Figure 1.1 Another representation of Power MOSFET [6] ref

2.2.1 Lateral Channel Design

1. VMOSFET Design

This was the first design to be commercialized. The design has a V-groove at the gate region. VMOSFETs then were replaced by DMOSFET due to stability problem in manufacturing and a high electric field at the tip of the V-groove.

2. DMOSFET Design

This design is the most commercially successful design because it has a double-diffusion structure with a P-base region and a N^+ source region.

3. UMOSFET Design

The higher channel density in UMOSFETs reduces the on-resistance as compared to the VMOSFETs and the DMOSFETs. This design consists of U-groove at the gate region. UMOSFET designs with the trench etching process were commercialized in the 90's. [7]




Figure 1.2.1 VMOSFET Vertical




Figure 1.2.2 DMOSFET Vertical




Figure 1.2.3 UMOSFET Vertical

The drain, gate, and source terminals are placed on the surface of a silicon wafer. This is suitable for integration, but not for obtaining high power ratings because the distance between source and drain must be large to obtain better voltage blocking capability. The drain-to-source current is inversely proportional to the length. [7]

2.2.2 Trench and Planar MOSFET Structure




Figure 1.3 Planar MOSFET Structure [6]

Planar gate structure takes advantage of its vertical current flow between the source and drain electrodes placed at the front and back side of silicon die. Current flows under the planar gate, then turns down between the P-body regions and flows under the planar gate and flows vertically through the epitaxial layer to the substrate. The lightly doped epitaxial layer easily supports high breakdown voltage. Vertical current flow allows large current densities to be handled as opposed to the difficulties in scaling up the area of MOSFET's with lateral layout. [8]




Figure 1.4 Trench MOSFET Structure [6]

In a Trench structure, the MOS channels are designed along the vertical walls of the trenches. This allows for a high density of channels per silicon unit. By removing the JFET structure, the cell pitch can be made small, reducing the specific RDSON. The large trench wall area leads to a large value of built-in capacitors. When the trench bottom overlaps the epitaxial layer, which is part of the drain terminal, it creates a large capacitance from gate-to-drain (CGD). This is a major drawback, especially if a high switching speed is required. [8]

2.3 BREAKDOWN VOLTAGE

Breakdown voltage (BVDSS), is the voltage at which the reverse-biased body-drift diode breaks down and significant current starts to flow between the source and drain by the avalanche multiplication process, while the gate and source are shorted together. BVDSS is normally measured at 250mA drain current. For drain voltages below BVDSS and with no bias on the gate, no channel is formed under the gate at the surface and the drain voltage is entirely supported by the reverse-biased body-drift p-n junction.

Two related phenomena can occur in poorly designed and processed devices which are punch-through and reach-through. Punch through is observed when the depletion region on the source side of the body-drift p-n junction reaches the source