GATE LEAKAGE IN LOW STANDBY POWER OF 18nm GATE LENGTH MOSFET

NOORFARIDAH BT ABDULLAH@YAACOB

This Report Is Submitted In Partial Fulfillment Of Requirements For Bachelor Degree Of Electronic Engineering (Computer)

> Fakulti Kejuruteraan Elektronik Dan Kejuruteraan Komputer Universiti Teknikal Malaysia Melaka

> > June 2015

MALAYSIA	UNIVERSTI TEKNIKAL MALAYSIA MELAKA
<u> </u>	ULTI KEJURUTERAAN ELEKTRONIK DAN KEJURUTERAAN KOMPUTER
LISSISTING	BORANG PENGESAHAN STATUS LAPORAN
	PROJEK SARJANA MUDA II
Tajuk Projek	E LEAKAGE IN LOW STANDBY POWER OF 18nm GATE GTH MOSFET
Sesi Pengajian : 1	4 / 1 5
Muda ini disimpan di Perpusta	JLLAH@YAACOB mengaku membenarkan Laporan Projek Sarjana Ikaan dengan syarat-syarat kegunaan seperti berikut: Jniversiti Teknikal Malaysia Melaka.
	membuat salinan untuk tujuan pengajian sahaja.
	membuat salinan laporan ini sebagai bahan pertukaran antara insti
pengajian tinggi.	a second a second barrely and the first second for from the second second second second second second second se
4. Sila tandakan (✔):	
SULIT*	*(Mengandungi maklumat yang berdarjah keselamatan atau kepentingan Malaysia seperti yang termaktub di dalam AKTA RAHSIA RASMI 1972)
TERHAD**	**(Mengandungi maklumat terhad yang telah ditentukan oleh organisasi/badan di mana penyelidikan dijalankan)
TIDAK TERHAD	
	Disahkan oleh:
	Disahkan oleh:
(TANDATANGAN P	h
KG DANGLAU, MUKIM	ENULIS) (COPDAN TANDATANGAN PENYELIA) DR. ANIS SUHAILA BINTI MOHD ZAIN Pensyarah Kanan Fakulti Kejuruteraan Elektronik & Kejuruteraan Komput
	ENULIS) (COP DAN TANDATANGAN PENYELIA) DR. ANIS SUHAILA BINTI MOHD ZAIN

"Saya akui laporan ini adalah hasil kerja saya sendiri kecuali ringkasan dan petikan yang tiap - tiap satunya telah saya jelaskan sumbernya."

Tandatangan	:
Nama Penulis	: NOORFARIDAH BT ABDULLAH@YAACOB
Tarikh	: 10 JUN 2015



"Saya/kami akui bahawa saya telah membaca karya ini pada pandangan saya/kami karya ini adalah memadai dari skop dan kualiti untuk tujuan penganugerahan Ijazah Sarjana Muda Kejuruteraan Elektronik (Komputer)."

:

Tandatangan Nama Penyelia Tarikh

: DR ANIS SUHAILA BT MOHD ZAIN : 10 JUN 2015

iv

. . . .



DEDICATION

Special for the beloved parents and siblings who have a lot of support in order to complete this study may all appreciate the sacrifice you are rewarded by Allah SWT.

ACKNOWLEDGEMENT



"In the name of Allah, the most Gracious, most Powerful, and the most Merciful"

Firstly, praise to Allah SWT for guiding and blessing with perseverance and strength to complete the project. Without the strength gave to me from the God, this project report cannot be finish within the time provided. First of all, I would like to express my biggest appreciation to my beloved Project Supervisor, Dr Anis Suhaila Bt Mohd Zain for all her precious supports and advises during completing this project report. Furthermore, she guides me consistently and gives full dedication throughout the semester.

I also would like to thank my beloved parents especially my father and my mother for giving me the truly support and motivation to finish this project report. I am very appreciating of their understanding towards my commitment to finish the PSM report. Bundle of thanks to my friends especially to those who gave me the precious help and support in completing this project. Last but not least, I would like to thanks all the people who have involve directly and indirectly to give contribution due to complete the PSM.

Thanks.

ABSTRACT

The semiconductor devices are classified into three categories according to the performance which are high performance, low standby power and low operating power. Leakage current is a gradual loss of energy for charging capacitor and it happen to those categories of devices. Leakage power, due to the tunneling gate current, increases aggressively with the scaling of the insulator thickness. Low Standby Power (LSTP) devices are typically designed for low power applications that put strict limits on the gate current. This thesis present about design 18nm, 20nm and 30nm of gate length N-MOSFET and investigate the impact of different gate oxide materials on threshold voltage and drive current for similar materials with different gate length and for similar gate length with different material (polysilicon and titanium nitrate). This work was to explore because for a long time, the thickness of silicon dioxide reduces accordingly. This will reduce the performance of the device due to lead current leakage. In order to realize this project, it conducts by using Silvaco software which its tool are Anthena (to simulate device structure) and Atlas (to obtain the device characteristics). The results show titanium nitrate is the best material to use due to improve the performance devices. The higher value of the gate length will improve the current leakage.

ABSTRAK

Peranti semikonduktor diklasifikasikan kepada tiga kategori mengikut prestasi yang berprestasi tinggi, kuasa siap sedia rendah dan kuasa operasi yang rendah. Arus bocor adalah satu kehilangan beransur-ansur tenaga untuk mengecas kapasitor dan ia berlaku kepada semua kategori peranti. Kuasa kebocoran, disebabkan oleh arus terowong pagar, meningkatkan dengan agresif ukuran ketebalan penebat. Peranti Kuasa Siap Sedia Rendah (LSTP) biasanya direka untuk aplikasi kuasa rendah yang meletakkan had yang ketat ke atas arus pagar. Tesis ini sekarang mengenai 18nm reka bentuk, 20nm dan 30nm panjang pintu N-MOSFET serta menyiasat kesan bahan pagar oksida yang berbeza pada voltan ambang dan memandu semasa bagi bahan-bahan yang serupa dengan panjang yang berbeza dan pintu untuk pintu panjang sama dengan bahan yang berbeza (polisilikon dan titanium nitrat). Kerja ini diteroka kerana untuk masa yang lama, akan berlaku pengurangan pada ketebalan silikon dioksida. Ini akan mengurangkan prestasi peranti kerana kebocoran semasa memimpin. Bagi merealisasikan projek ini, ia menjalankan dengan menggunakan perisian Silvaco yang alat itu adalah Anthena (untuk simulasi struktur peranti) dan Atlas (untuk mendapatkan ciri-ciri peranti). Keputusan menunjukkan titanium nitrat adalah bahan yang terbaik untuk digunakan bagi meningkatkan prestasi peranti. Nilai panjang pintu yang lebih tinggi akan memperbaiki kebocoran semasa.

TABLE OF CONTENTS

CHAPTER TITLE

PAGES

PROJEXT TITLE	i
DECLARATION	ii
DEDICATION	iii
ACKNOWLEDGEMENT	vi
ABSRACT	vii
ABSTRAK	viii
CONTENTS	ix
LIST OF TABLES	xiii
LIST OF FIGURES	xiv

I INTRODUCTION

1.1	INTRODUCTION OF PROJECT	1
1.2	OBJECTIVES	3

1.3	SCOPE	3
1.4	PROBLEM STATEMENT	4
1.5	PROJECT OUTLINE	4

х

II LITERATURE REVIEW

2.1	INTRODUCTION	6
2.2	LEAKAGE CURRENT	8
2.3	THRESHOLD VOLTAGE VS GATE LENGTH	9
2.4	DIELECTRIC MATERIALS	11

III METHODOLOGY

3.1	PROJE	ECT METHODOLOGY	15
3.2	DESIG	GN OF MOSFET STRUCTURE	18
	3.2.1	Step by Step on Process Simulation	18
3.3 A	TLAS-	PROCESS SIMULATION FRAMEWORK	29

RESULT AND RECOMMENDATION

IV

4.1	INTRODUCTION		30
4.2	PROJ	ECT DESIGN	31
	4.2.1	Polysilicon with 18nm gate length (Lg)	31
	4.2.2	Polysilicon with 20nm gate length (Lg)	33
	4.2.3	Polysilicon with 30nm gate length (Lg)	35
	4.2.4	Titanium with 18nm gate length (Lg)	37
	4.2.5	Titanium with 20nm gate length (Lg)	39
	4.2.6	Titanium with 30nm gate length (Lg)	41
4.3		RALL PARAMETERS FOR STANDARD UCTURE MOSFET (ITRS 2011)	43
4.4	AGAI	PH LINEAR AND CURVES LOG I _D INST V _{GS} FOR STRUCTURE USING 'SILICON MATERIAL	44
	4.4.1	Low Voltage of 50mV	44
	4.4.2	High Voltage of 1V	47
4.5	FOR S	PH LINEAR AND CURVES LOG I _d AGAINST V STRUCTURE USING TITANIUM NITRATE ERIAL.	√ _{GS} 50
	4.5.1	Low Voltage of 50mV	50
	4.5.2	High Voltage of 1V	53
4.6		RALL VALUE OF ELECTRICAL RACTERISTIC	56

V CONCLUSION AND RECOMMENDATION

5.1	CONCLUSION	5	59
5.2	RECOMMENDATION	6	50

VI	REFERENCES	61

VII	APPENDIX	63
V 11		05

LIST OF TABLE

NO	TITLE	PAGE
1.1	Example of materials with its dielectric constants.	2
2.1	Threshold voltage for three cases of gate length	11
2.2	Dielectric constant (k) and its conduction band	12
3.1	Low standby power technology requirement of ITRS	16
4.1: P	Parameter scale of 18nm gate length (Polysilicon)	16
4.2: P	Parameter scale of 20nm gate length (Polysilicon)	32
4.3: P	Parameter scale of 30nm gate length (Polysilicon)	34
4.4: P	Parameter scale of 18nm gate length (Titanium Nitrate)	36
4.5 : I	Parameter scale of 20nm gate length (Titanium Nitrate)	40
4.6: P	Parameter scale of 30nm gate length (Titanium Nitrate)	42
4.7 : 0	Overall Parameters for Standard Structure MOSFET (ITRS 2011)	43
4.8 : 0	Comparison between all electrical characteristic for tested in high voltag	e 56
4.9: C	Comparison between all electrical characteristic for tested in low voltage	57

LIST OF FIGURE

NO	TITLE	PAGE
2.1	Structure of MOSFET [2] and the NPN transistor based	
	on nMOSFET	7
2.2	Ilustration of gate direct tunneling component	8
2.3	Tunneling of gate leakage	8
2.4	Graph for drain current versus Drain-Source voltage with 500 nm transistor lengths (small gate length)	9
2.5	Graph for drain current versus Drain-Source voltage with 500 nm transistor lengths (moderate gate length)	10
2.6	Graph for drain current versus Drain-Source voltage with 500 nm transistor lengths (large gate length)	10
2.7	High k material	13
2.8	Improvement of F-N tunnel current densities with high-k gate dielectric	14
2.9	Improvement of direct tunnel current densities with gate voltage for different high-k gate dielectrics	14

3.1	Flow chart of the research study	17
3.2	Silicon layer	
3.3	Adjusted silicon layer	19
3.4	Silicon with mask layer	19
3.5	Deposit mask layer	20
3.6	Adjusted mask layer	20
3.7	Doping	21
3.8	Remove a mask layer	21
3.9	deposit the oxide layer	22
3.10	Deposit gate layer (titanium)	22
3.11	Adjusted gate layer	23
3.12	Deposit oxide as spacer	23
3.13	Spacer layer	24
3.14	Adjusted spacer layer	24
3.15	Formed a spacer layer	25
3.16	Aluminium layer	25
3.17	Adjusted aluminium position	26
3.18	Full structure	26
3.19	Electrode on gate	27
3.20	Electrode on source	27
3.21	Electrode on Drain	28

3.22	Flow of Atlas in order to get the result	29
4.1 (a	a) MOSFET design of 18nm gate length	31
4.1(b) Contour structure after doping	32
4.2 (a	a) MOSFET design of 20nm gate length	33
4.2 (1	b) Contour structure after doping	34
4.3 (a	a) MOSFET design of 30nm gate length	35
4.3 (1	b) Contour structure after doping	36
4.4 (a	a) MOSFET design of 18nm gate length	37
4.4 (1	b) Contour structure after doping	38
4.5 (a	a) MOSFET design of 20nm gate length	39
4.5 (1	b) Contour structure after doping	40
4.6 (a	a) MOSFET design of 30nm gate length	41
4.6 (1	b) Contour structure after doping	42
4.7	Graph linear and Curves Log $I_{\rm D}$ against V_{GS} for 18nm in 50mV	44
4.8	Graph linear and Curves Log $I_{\rm D}$ against $V_{\rm GS}$ for 20nm in 50mV	45
4.9	Graph linear and Curves Log $I_{\rm D}$ against $V_{\rm GS}$ for 30nm in 50mV	46
4.10	Graph linear and Curves Log $I_{\rm D}$ against $V_{\rm GS}$ for 18nm in 1V	47
4.11	Graph linear and Curves Log $I_{\rm D}$ against $V_{\rm GS}$ for 20nm in 1V	48
4.12	Graph linear and Curves Log $I_{\rm D}$ against $V_{\rm GS}$ for 30nm in 1V	49
4.13	Graph linear and Curves Log $I_{\rm D}$ against V_{GS} for 18nm in 50mV	50
4.14	Graph linear and Curves Log $I_{\rm D}$ against $V_{\rm GS}$ for 20nm in 50mV	51
4.15	Graph linear and Curves Log $I_{\rm D}$ against V_{GS} for 30nm in 50mV	52
4.16	Graph linear and Curves Log I_D against V_{GS} for 18nm in 1V	53

CHAPTER 1

INTRODUCTION

Chapter 1 covers about the introduction part of this Final Year Project of Degree. It contains subchapter of objectives, problem statements, scopes of projects and project outline.

1.1 Introduction of Project

More than 30 years, the Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) has continually been scaled down in size in channel length from two submicrometres and to sub-micrometers range following Moore's Law. The channel length of the MOSFET is reduced from 100nm to 45nm. The size reduction of the device makes great improvement to MOSFET operation. However, there are many effects when reducing the scale size of the MOSFET. In MOSFET structure, it has 4 terminals; source (S), gate (G), drain (D), and body (B). In semiconductor, there are three categories according to performance, which are high performance, low standby power, and low operating power. Leakage current happens to all categories which are a gradual loss of energy for charging capacitor. It may reduce the performance of electronic product. Leakage current of MOSFET consists of three components called off-state sub threshold leakage current, gate direct tunneling leakage current and source/drain junction leakage current.

By adding high dielectric constant (k) oxides, it will reduce the leakage current and improve the performance of the MOSFET. High dielectric constant (k) oxides have some requirements which are good insulating properties, good thermal stability, capacitance performance, and high crystallization temperature. Table 1 shows several materials with its dielectric constant (k).

Material	Dielectric constant (k)	Conduction band offset (eV)
Al ₂ O ₃	9	2.8
HfO ₂	25	1.5
La ₂ O ₃	30	2.3
SiO ₂	3.9	3.0
Si ₃ N ₄	7	2.0
Ta ₂ O ₅	25	1.4
Y ₂ O ₃	15	2.3
TiO ₂	40	1.1
ZrO ₂	25	1.4

Table 1.1: Materials with different dielectric constants.

1.2 Objective

The objectives of this project are:

- To design 18nm, 20nm and 30nm of gate length N-MOSFET in Low Standby Power.
- 2. To investigate the impact of different gate oxide materials on threshold voltage and drive current for similar materials with different gate length.
- 3. To investigate the impact of different gate oxide materials on threshold voltage and drive current for similar gate length with different material.

1.3 Scope

This research is to review the characteristic of 18nm, 20nm and 30nm gate length N-MOSFET in Low Standby Power in the low performance device. Then, do some observation on 2 different materials of insulator which are titanium nitrate and polysilicon with similar gate length that conducted by Silvaco software which its tools is Athena (simulate the device structure) and Atlas (to obtain the devices characteristic). Furthermore, do the analysis of the result had been done to compare the MOSFET performance by the threshold voltage and drive current.

1.4 **Problem Statement**

Previously, MOSFET structures use silicon dioxide (SiO2) to avoid gate leakage. However, for a long time, the thickness of silicon dioxide (SiO2) reduced accordingly. This will reduce the performance of silicon dioxide (SiO2) and leakage current will increase in order to supply current from source to drain.

In addition, theoretically shorter gate length, will provide high density of current from drain to source. Thus, reducing of gate length from previous design is 30nm to 20nm and to 18nm was being designed. However, these changes will cause some disruption electrostatic force on the MOSFET. To handle these weaknesses, the best two materials were chosen to add on silicon dioxide (SiO2) in order to keep the performance.

1.5 Project Outline

The outline of this project is planning to ensure the flow of this research study is done properly. Besides that, this outline also can help the readers to fully understand the objective and the content of this thesis.

The report consists of five chapters which is Chapter 1 will discuss about the introduction of the project, which includes the objectives of the project, problem statements, scope of the project, and project outlines. The problem statement describes the problem faced by the performance of each topology and followed the discussion of the scope and significance of the project.

Chapter 2, presents the documentation of literature review, this chapter consist of the definition of a project, categories of leakage current, comparison about threshold voltage and drive current and also about dielectric materials.

Chapter 3 explaining the project flow from the starting until the end. In this chapter a briefly explain the procedures to design the MOSFET. It consists of the theoretical for the Silvaco software simulation including DEVBUILD and ATLAS.

Chapter 4 is the discussion stage where the result and the finding are presented. It consists of the explanation for the data and the problem occurred since the research begins and the update design to improve the finding result. Analysis from transfer curves and sub threshold curves also discussed in this chapter.

The final chapter is chapter 5 that explains about conclusion and recommendation for future work related to this project.



CHAPTER 2

LITERATURE REVIEW

This chapter presents an overview of the previous works on the related topic for the background study.

2.1 Introduction

A Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) defined as a very large integrated circuit (VLSI) block building with the area of applications. The MOSFET transition has four terminal devices called as Source (S), gate (G), drain (D) and body (B) terminals. However, two of the terminals are connected to each other (short circuit) internally to make three terminals appear in electrical diagram. In VLSI circuits, there are two types of MOSFET structure such as NMOSFET or PMOSFET.

According to the performance of semiconductor devices, ITRS classify them into three categories which are high performance, low standby power, and low operating power. Low operating power was used for low performance device and low cost consumer type application [8] [15]. Low standby power is usually used for low power consumption, actually to preserve battery life. Thus, the best solution to reduce the power dissipation is lowering the power supply voltage (VDD) [1].




Figure 2.1: Structure of MOSFET [2] and the NPN transistor based on nMOSFET [13].