

# UNIVERSITI TEKNIKAL MALAYSIA MELAKA



Development and Analysis of Three Phase Seven Level Trinary DC Source

**Multilevel Inverter** 

- Name : Hazwal bin Ngadeni
- Matric No. : B011010243
- Course : 4 BEKE
- Year : 2014
- Supervisor's Name : Mr. Musa bin Yusup Lada

# FINAL YEAR PROJECT REPORT



This report is submitted to Faculty of Electrical Engineering, Universiti Teknikal Malaysia Melaka in partial fulfillment for Bachelor of Electrical Engineering

> Faculty of Electrical Engineering Universiti Teknikal Malaysia Melaka (2014)

## DECLARATION





## DECLARATION

"I hereby declared that I have read through this report entitled 'Development and Analysis of

			100 1	<b>x</b> 1.11 1 T	
	Three	e Phase Seven L	evel Trinary N	/lultilevel Inve	erter
	KN	KA			
	۳				
	IL IC				
Supervisor	's Signature	:			
Supervisor	's Name	: Musa bin	Yusup Lada		1
Date	با ملاك	: 18/06/201	4	سيني بيع	اويوم
	UNIVERS	ITI TEKNI	KAL MAL	AYSIA M	ELAKA

# DEDICATION



#### ACKNOWLEDGEMENT

First and foremost, thanks to Allah for giving me this healthy body that enables me to devoted to the community as well as gaining new knowledge, experience and able to finish this report in the frame of time. Nothing can be done except with the permission of Allah.

I would also like to express my deepest appreciation to all who involved in this Final Year Project especially to my supervisor Mr. Musa bin Yusup Lada. I am highly indebted to Universiti Teknikal Malaysia Melaka for giving me the opportunities to pursue my Bachelor in Electrical Engineering.

I would also like to express my gratitude to my parents for their encouragement and support throughout my education process. I believe that their support will not be end here and I will always be grateful for their sacrifice, generosity and love.

**UNIVERSITI TEKNIKAL MALAYSIA MELAKA** 

, ahun

#### ABSTRACT

Inverter is electronic equipment used to convert Direct Current (DC) supply to Alternating Current (AC). There are many types of inverter exists and among all, multilevel inverter produce less harmonic compared to the conventional two level inverter. Harmonic do no useful work and it degrades the power quality of the electrical system also sometimes can cause malfunction of equipment. By using multilevel inverter, total harmonic distortion can be reduced by increase the output voltage level. However, for multilevel inverter, increasing of output voltage level will cause additional components to the circuit. This will increase the implementation cost, the inverter will be more bulky and not practical to implement. In this research, analysis of Three Phase Trinary Multilevel Inverter is conducted. Trinary multilevel inverter has the ability to produce high output voltage level with minimum components usage. The analysis is conducted using MATLAB/Simulink simulation tools for Three Phase Square Inverter, Three Phase Quasi Inverter and Three, Five, Seven and Nine Level of Trinary Multilevel Inverter, meanwhile for analysis on hardware is only focus on Three Phase Seven Level DC Source MLI. Different types of load are connected to the inverter to analyze the output voltage and current characteristics for all inverter mentioned above. Data gathered from the simulation and hardware is compared in terms of total harmonic distortion. The comparison shows that, the voltage THD is decrease as the number of level is increase. Three Level Trinary MLI produce 31.08% of voltage THD meanwhile for Nine Level Trinary MLI, the voltage THD reduce to 15.12%. This proved that the output voltage level of Trinary MLI is significantly affected to the voltage THD which is higher level of Trinary MLI will produce lower voltage THD. Hardware and simulation result also shows that for RL load, the current THD is less than using R load.



**UNIVERSITI TEKNIKAL MALAYSIA MELAKA** 

#### ABSTRAK

Penyongsang adalah sejenis peralatan elektronik yang digunakan untuk menukarkan bekalan Arus Terus (AT) kepada Arus Ulang Alik (AU). Terdapat banyak jenis penyongsang wujud dan diantaranya, penyongsang pelbagai peringkat menghasilkan kurang harmonik berbanding penyongsang konvensional dua peringkat. Harmonik tidak mendatangkan sebarang faedah dan ia menyebabkan kualiti kuasa dalam sistem elekrik menjadi rendah disamping kadang kala boleh menyebabkan kepada kerosakan peralatan. Dengan menggunakan penyongsang pelbagai peringkat, jumlah herotan harmonik boleh dikurangkan dengan menambah peringkat voltan keluaran. Walau bagaimanapun, bagi penyongsang pelbagai peringkat, meningkatkan tahap voltan keluaran akan menyebabkan komponen yang digunakan juga akan bertambah. Ini akan meningkatkan kos pelaksanaan dan menyebabkan penyongsang menjadi lebih besar dan tidak praktikal untuk dilaksanakan. Dalam kajian ini, analisis penyongsang pelbagai peringkat Trinary untuk tiga fasa dijalankan. Penyongsang pelbagai peringkat Trinary mempunyai keupayaan untuk menghasilkan peringkat voltan keluaran yang lebih tinggi dengan penggunaan komponen yang minimum. Analisis ini dijalankan menggunakan alat simulasi MATLAB/Simulink untuk Penyongsang Persegi tiga fasa, Penyongsang Separa tiga fasa dan Penyongsang Trinary berperingkat tiga, lima, tujuh dan sembilan. Manakala untuk analisis untuk perkakasan hanya difokuskan pada Penyongsang Trinary tiga fasa berperingkat tujuh. Pelbagai jenis beban disambungkan pada penyongsang untuk menganalisis ciri-ciri voltan dan arus keluaran penyongsang tersebut. Data yang dikumpul dari simulasi dibandingkan dari segi jumlah herotan harmonik. Perbandingan ini menunjukkan bahawa jumlah herotan harmonik voltan berkurangan apabila tahap tingkatan penyongsang meningkat. Penyongsang Trinary berperingkat tiga menghasilkan 31.08 % jumlah herotan harmonik voltan sementara itu, bagi penyongsang Trinary berperingkat sembilan, jumlah herotan harmonik voltan berkurangan kepada 15.12 %. Ini membuktikan bahawa peringkat keluaran voltan penyongsang Trinary ketara mempengaruhi jumlah herotan harmonik voltan penyongsang Trinary berperingkat tinggi akan menghasilkan jumlah herotan harmonik yang lebih rendah. Keputusan perkakasan dan simulasi juga menunjukkan bahawa jumlah herotan harmonik arus untuk beban RL adalah lebih rendah berbanding beban



R.

### TABLE OF CONTENTS

ABSTRACT	i
ABSTRAK	iii
TABLE OF CONTENTS	V
LIST OF FIGURES	ix
LIST OF TABLES	xiv
LIST OF ABREVATIONS	XV
LIST OF APPENDICES	xvii
CHAPTER 1	1
اونيۇىرسىنى نېڭنىكل ملىسىكامە	1
1.1 OverviewERSITI TEKNIKAL MALAYSIA MELAKA	1
1.2 Problem Statement	2
1.3 Objective	2
1.4 Scope of Research	3
1.5 Significant of Research	4
1.6 Report Outline	4
CHAPTER 2	6
LITERATURE REVIEW	6

2.1 Introduction	6
2.2 Power Quality	6
2.2.1 Harmonics in Electrical System	8
2.2.2 Total Harmonic Distortion (THD) Measurement	8
2.2.3 Harmonic Standards	9
2.3 Multilevel Inverter (MLI)	11
2.3.1 Multilevel Inverter Topologies	12
2.3.2 Multilevel Inverter Control Schemes	19
2.4 Summary of Review	24
CHAPTER 3	25
METHODOLOGY	25
3.1 Introduction	25
3.2 Research Methodology	25
3.2.1 Flowchart	26
3.2.2 Milestone	27
3.2.3 Gantt Chart	28
3.3 Trinary DC Source Multilevel Inverter	29
3.4 Simulation	33
3.4.1 Three Phase Conventional Multilevel Inverter	33
3.4.2 Three Phase Trinary DC Source Multilevel Inverter	36

vi

3.5 Hardware	41
3.5.1 H-Bridge Inverter Circuit	41
3.5.2 Gate Drive Circuit	42
3.5.3 DC/DC Converter Circuit	43
3.5.4 Arduino Mega 2560 Microcontroller	44
3.5.5 PCB Design	45
3.5.6 Experimental Setup	46
CHAPTER 4 MALAYSIA	48
RESULT AND DISCUSSION	48
4.1 Introduction	48
4.2 Simulation Result	48
4.2.1 Three Phase Square Inverter	49
4.2.2 Three Phase Quasi Inverter	53
4.2.3 Three Phase Three Level Trinary DC Source MLI	58
4.2.4 Three Phase Five Level Trinary DC Source MLI	62
4.2.5 Three Phase Seven Level Trinary DC Source MLI	67
4.2.6 Three Phase Nine Level Trinary DC Source MLI	72
4.3 Hardware Result	76
4.3.1 Three Phase Seven Level Trinary DC Source MLI	77
4.4 Summary	80

vii

CHAPTER 5	86
CONCLUSION	86
RECOMMENDATION	87
REFERENCES	88
APPENDIX A: IGBT IHW30N90T DATASHEET	91
APPENDIX B: GATE DRIVE HCPL-3120-000E DATASHEET	93
APPENDIX C: DC/DC CONVERTER IQ0515SA DATASHEET	95
APPENDIX D: PCB DESIGN	97
APPENDIX E: JOURNAL UDIGEO Low Low Low Low Low Low Low Low Low Low	103

viii

## LIST OF FIGURES

Figure 2.1: Three Level Diode Clamped MLI	13
Figure 2.2: Three Level Capacitor Clamped MLI	15
Figure 2.3: Three Level Cascaded H-Bridge MLI	17
Figure 2.4: Classification of MLI Control Schemes	19
Figure 2.5: SPWM with Bipolar Switching Generator	20
Figure 2.6: SPWM with Bipolar Switching Waveform	21
Figure 2.7: SPWM with Unipolar Switching Generator	21
Figure 2.8: SPWM with Unipolar Switching Waveform	22
Figure 3.1: Flowchart of Research Methodology	26
Figure 3.2: Trinary DC Source MLI	30
Figure 3.3: Three Phase Square Inverter Simulation Block	33
Figure 3.4: Three Phase Square Inverter Switching Signal Generation	34
Figure 3.5: Three Phase Quasi Inverter Simulation Block	35
Figure 3.6: Three Phase Quasi Inverter Switching Signal Generation	36
Figure 3.7: Three Phase Trinary DC Source MLI Simulation Block	36
Figure 3.8: Three Phase Three Level Trinary DC Source MLI Switching Signal Generati	on for
(a) Switch S11, S12, S13 and S14 (b) Switch S21, S22, S23 and S24	38
Figure 3.9: Three Phase Five Level Trinary DC Source MLI Switching Signal Generati	on for
(a) Switch S11, S12, S13 and S14 (b) Switch S21, S22, S23 and S24	39

Figure 3.10: Three Phase Seven Level Trinary DC Source MLI Switching Signal Gen	eration
for (a) Switch S11, S12, S13 and S14 (b) Switch S21, S22, S23 and S24	40
Figure 3.11: Three Phase Nine Level Trinary DC Source MLI Switching Signal Generation	tion for
(a) Switch S11, S12, S13 and S14 (b) Switch S21, S22, S23 and S24	41
Figure 3.12: H-Bridge Inverter Circuit for Phase A	42
Figure 3.13: Gate Drive Circuit for Phase A	43
Figure 3.14: DC/DC Converter Circuit for Phase A	44
Figure 3.15: Arduino Mega 2560	44
Figure 3.16: Hardware Configuration	46
Figure 3.17: Experimental Setup	47
Figure 4.1: Three Phase Square Inverter Voltage Harmonic Spectrum	49
Figure 4.2: Three Phase Square Inverter with R Load Output	49
Figure 4.3: Three Phase Square Inverter with R Load Current Harmonic Spectrum	50
Figure 4.4: Three Phase Square Inverter with RL Load Output	51
Figure 4.5: Three Phase Square Inverter with RL Load Current Harmonic Spectrum	51
Figure 4.6: Three Phase Square Inverter with RC Load Output	52
Figure 4.7: Three Phase Square Inverter with RC Load Current Harmonic Spectrum	53
Figure 4.8: Three Phase Quasi Inverter Voltage Harmonic Spectrum	53
Figure 4.9: Three Phase Quasi Inverter with R Load Output	54
Figure 4.10: Three Phase Quasi Inverter with R Load Current Harmonic Spectrum	55
Figure 4.11: Three Phase Quasi Inverter with RL Load Output	55
Figure 4.12: Three Phase Quasi Inverter with RL Load Current Harmonic Spectrum	56
Figure 4.13: Three Phase Quasi Inverter with RC Load Output	56
Figure 4.14: Three Phase Quasi Inverter with RC Load Current Harmonic Spectrum	57

Figure 4.15: Three Phase Three Level Trinary DC Source MLI Voltage Harmonic Spectrum58
Figure 4.16: Three Phase Three Level Trinary DC Source MLI with R Load Output 58
Figure 4.17: Three Phase Three Level Trinary DC Source MLI with R Load Current Harmonic
Spectrum 59
Figure 4.18: Three Phase Three Level Trinary DC Source MLI with RL Load Output 60
Figure 4.19: Three Phase Three Level Trinary DC Source MLI with RL Load Current
Harmonic Spectrum 60
Figure 4.20: Three Phase Three Level Trinary DC Source MLI with RC Load Output 61
Figure 4.21: Three Phase Three Level Trinary DC Source MLI with RC Load Current
Harmonic Spectrum 62
Figure 4.22: Three Phase Five Level Trinary DC Source MLI Voltage Harmonic Spectrum 62
Figure 4.23: Three Phase Five Level Trinary DC Source MLI with R Load Output63
Figure 4.24: Three Phase Five Level Trinary DC Source MLI with R Load Current Harmonic
64 اوندم سنتر تنکنک ملسبا ملاک
Figure 4.25: Three Phase Five Level Trinary DC Source MLI with RL Load Output64
Figure 4.26: Three Phase Five Level Trinary DC Source MLI with RL Load Current
Harmonic Spectrum 65
Figure 4.27: Three Phase Five Level Trinary DC Source MLI with RC Load Output66
Figure 4.28: Three Phase Five Level Trinary DC Source MLI with RC Load Current
Harmonic Spectrum 66
Figure 4.29: Three Phase Seven Level Trinary DC Source MLI Voltage Harmonic Spectrum
67

Figure 4.30: Three Phase Seven Level Trinary DC Source MLI with R Load Output 68

Figure 4.31: Three Phase Seven Level Trinary DC Source MLI with R Load Current
Harmonic Spectrum 68
Figure 4.32: Three Phase Seven Level Trinary DC Source MLI with RL Load Output 69
Figure 4.33: Three Phase Seven Level Trinary DC Source MLI with RL Load Current
Harmonic Spectrum 70
Figure 4.34: Three Phase Seven Level Trinary DC Source MLI with RC Load Output70
Figure 4.35: Three Phase Seven Level Trinary DC Source MLI with RC Load Current
Harmonic Spectrum 71
Figure 4.36: Three Phase Nine Level Trinary DC Source MLI Voltage Harmonic Spectrum 72
Figure 4.37: Three Phase Nine Level Trinary DC Source MLI with R Load Output73
Figure 4.38: Three Phase Nine Level Trinary DC Source MLI with R Load Current Harmonic
Spectrum 73
Figure 4.39: Three Phase Nine Level Trinary DC Source MLI with RL Load Output 74
Figure 4.40: Three Phase Nine Level Trinary DC Source MLI with RL Load Current
Harmonic Spectrum 75
Figure 4.41: Three Phase Nine Level Trinary DC Source MLI with RC Load Output75
Figure 4.42: Three Phase Nine Level Trinary DC Source MLI with RC Load Current
Harmonic Spectrum 76
Figure 4.43: Three Phase Seven Level Trinary DC Source MLI Voltage Waveform77
Figure 4.44: Three Phase Seven Level Trinary DC Source MLI Voltage Harmonic Spectrum
77

Figure 4.45: Three Phase Seven Level Trinary DC Source MLI with R Load Current Waveform 78

Figure 4.46: Three Phase Seven Level Trinary DC Source MLI with R Load	Current
Harmonic Spectrum	79
Figure 4.47: Three Phase Seven Level Trinary DC Source MLI with RL Load	Current
Waveform	79
Figure 4.48: Three Phase Seven Level Trinary DC Source MLI with RL Load	Current
Harmonic Spectrum	80
Figure 4.49: Comparison between Simulation and Hardware Voltage Waveform	82
Figure 4.50: Comparison between Simulation and Hardware Voltage Frequency Spectro	um 82
Figure 4.51: Comparison between Simulation and Hardware Current Waveform with	R Load
State Martin	83
Figure 4.52: Comparison between Simulation and Hardware Current Frequency Sp	pectrum
with R Load	83
Figure 4.53: Comparison between Simulation and Hardware Current Waveform with R	L Load
اونىغى سىتى تىكنىكل ملىسىا ملاك	84
Figure 4.54: Comparison between Simulation and Hardware Current Frequency Sp	pectrum
with RL Load	84

Figure 5.1: RCD Snubber Clamp Circuit

87

## LIST OF TABLES

Table 2.1: IEC 555-2 Harmonic Current Content Limits	10
Table 2.2: Three Level Diode Clamped MLI switching states	14
Table 2.3: Three Level Capacitor Clamped MLI switching states	16
Table 2.4: Three Level Cascaded H-Bridge MLI switching states	18
Table 3.1: Gantt Chart of Research Methodology	28
Table 3.2: Number of Components for Single Phase of the Nine Level MLI	29
Table 3.3: Switching Sequence of Three Level Trinary DC Source MLI	31
Table 3.4: Switching Sequence of Five Level Trinary DC Source MLI	31
Table 3.5: Switching Sequence of Seven Level Trinary DC Source MLI	32
Table 3.6: Switching Sequence of Nine Level Trinary DC Source MLI	32
Table 3.7: Arduino Mega 2560 Parameters	45
Table 3.8: Experimental Setup Parameters	47
Table 4.1: Experimental Setup Load Parameter	77
Table 4.2: Comparison between Various Inverter Voltage THD	81
Table 4.3: Comparison between Various Inverter Current THD	81
Table 4.4: Comparison between Simulation and Hardware Voltage THD	83
Table 4.5: Comparison between Simulation and Hardware Current THD	85

## LIST OF ABREVATIONS

AC	- Alternating Current
CHBMLI	- Cascaded H-Bridge Multilevel Inverter
СМ	- Common Mode
DC	- Direct Current
EMI	- Electromagnetic Interference
FCMLI	- Flying Capacitor Multilevel Inverter
IEC	- International Electrotechnical Commission
IGBT	اوينو سيني نيڪ Insulated Gate Bipolar Transistor
MLI	UNIVERSITI TEKNIKAL MALAYSIA MELAKA
NPCMLI	- Neutral Current Clamped Multilevel Inverter
OHS PWN	- Optimized Harmonic Stepped Pulse Width Modulation
РСВ	- Printed Circuit Board
PQ	- Power Quality
PWM	- Pulse Width Modulation

# RMS - Root Mean Square

SHE PWM - Selective Harmonic Eliminated Pulse Width Modulation

SPWM - Sinusoidal Pulse Width Modulation

- THD Total Harmonic Distortion
- UPS Uninterruptible Power Supply



# LIST OF APPENDICES

91
93
95
97
103



**UNIVERSITI TEKNIKAL MALAYSIA MELAKA** 

#### **CHAPTER 1**

#### **INTRODUCTION**

#### 1.1 Overview

Inverter is an electrical power converter that changes Direct Current (DC) to Alternating Current (AC). The converted AC can be at any required voltage and frequency with the use of appropriate switching and control circuits. For example, the most common method to convert DC supply to AC supply for renewable energy is using inverter. There are several types of inverters exists and among them, multilevel inverters (MLI) produce less harmonic distortion compared to the conventional two level inverters. As the level of the inverter goes higher, the total harmonic distortion will lesser. The main problem of designing conventional MLI is the complexity of the circuit and used of component such as switching devices. As level of MLI getting higher, the usage of component will be increase. In this research, the seven level of MLI is implemented in the small scale. The concept of Cascaded H-Bridge MLI using Trinary DC Source is being used. The selection of this concept is based on their simplicity, easy to control and fewer components used which will reduce the implementation cost. The switching mode will be controlled by gate drivers which receive the command from microcontroller using simple modulation technique. MATLAB/Simulink will be used as simulation tools to generate the voltage and current harmonic distortion of the MLI to be compare with the hardware implementation of MLI.

#### **1.2 Problem Statement**

Renewable energy has become an alternative power sources in recent years. There are various renewable energy sources that can be used to generate electricity such as solar, geothermal, wind and etc. Renewable energy application will require inverters act as their interfacing component. Conventional two levels inverter only generates two stages of output voltage, while MLI can provide more, depends on their designed structure. Therefore, the conventional two levels inverter provides higher harmonic distortion on the output voltage. Effect of harmonic in power system can be categories into two categories which is long term and short term effect. Short term effects often go undetected and are usually related to increased resistive losses or voltage distortion. The most devices that can produce a high harmonic distortion to the power distribution system are devices that can produce heat such as ovens and furnaces. In order to minimize the harmonic distortion in the system, multilevel inverter is used. Multilevel inverters are more suitable for this application because of their low harmonic distortion of the generated output voltage compare to the conventional one.

# **UNIVERSITI TEKNIKAL MALAYSIA MELAKA**

#### 1.3 **Objective**

The objectives of this study are:

- 1. To simulate and analyse a Three Phase Trinary DC Source Multilevel Inverter
- To design and develop a Three Phase Seven Level Trinary DC Source Multilevel Inverter

#### **1.4** Scope of Research

The scope of this research is to conduct simulation of the conventional Three Phase Square and Quasi Inverter and also Three Phase Seven Level Trinary DC Source MLI. The simulation will be conducted using MATLAB/Simulink software. The purpose of this simulation is to compare the performance of both inverters in term of total harmonic distortion and number of components used. The load that will be used for this simulation is a various combination of fixed R, L and C load.

After simulation result is obtained, the experimental prototype of the Three Phase Seven Level Trinary DC Source MLI will be developed. The power circuit will be consists of DC/DC boost converter IQ0515SA that used to step up the DC source of the inverter to desired value, two sets of Cascaded H-bridge power switches consists of Insulated Gate Bipolar Transistor (IGBT) type IHW30N90T and combination of RL load. As for the control scheme of the power switches, the step modulation algorithm will be uploaded to the Arduino Mega 2560 microcontroller. As the signal from the microcontroller is at logic level and the maximum output voltage it can produce is up to 5 *V* only, it does not have the ability to turn on the IGBT switches which require the range of 0 to 15 *V*. Therefore, the opto-coupler gate driver HCPL-3120-000E is used as the interface component between the microcontroller and power circuits.

Finally, after completion of the hardware development, the data achieve from hardware will be analyzed and compared with the previous obtained simulation result from MATLAB/Simulink.

#### **1.5** Significant of Research

The significant of this research is the development of the Three Phase Seven Level Trinary DC Source MLI will produce lower total harmonic distortion compared to the conventional Square and Quasi Inverter.

As for the hardware part, it been designed and will be fully developed from nothing by using several desired component. The Printed Circuit Board (PCB) board also is specially designed to enhance the hardware implementation.

# 1.6 Report Outline

This report contains of five chapters start with the introduction chapter that consists of brief explanation of the research which Three Phase Seven Level Trinary DC Source MLI and why it is proposed. The objectives, scope and the significant of the research also presented in this chapter. Other chapters in this report are arranged as follow:

**Chapter 2** discuss about the literature review for this research. This including explanation of power quality consists of harmonic distortion and standards. The various types of MLI topologies and control schemes also will be described in this chapter.

**Chapter 3** discuss about the methodology for this research. All the methods used in accomplishing this research are explained and all the flowchart, milestone and Gantt Chart are presented in the earlier section of this chapter. The concept of Seven Level Trinary MLI also will be discussed in details with the help of particular figure, table and block diagram. The MATLAB/Simulink simulation structure for simulation section and circuit design for hardware implementation also will be presented.

**Chapter 4** gathered all the results get from the simulations experimental setup of the hardware. Data taken from the simulation are consists of data from the conventional and Trinary MLI. The result gathered is discussed in details in this chapter.

Chapter 5 shows the summary of this research and the further recommendation of the research.



5

#### **CHAPTER 2**

#### LITERATURE REVIEW

#### 2.1 Introduction

This chapter will discuss the literature review conducted in order to gain enough information that can be used to complete the research. All the data include in this chapter are taken from journals, thesis, books and any academic articles that are related to the research topic and will be clearly cited. The power quality knowledge, harmonic definition, harmonic standard, common inverter topologies and the control schemes are discussed in subsequences so that it can be clearly understood. The related previous work such as Square and Quasi Inverter also presented.

# **UNIVERSITI TEKNIKAL MALAYSIA MELAKA**

#### 2.2 Power Quality

Power Quality (PQ) is a term that embraces all aspects associated with amplitude, phase and frequency of the voltage and current waveforms existing in a power circuit. Adverse PQ environment may result from transient conditions developing in the power circuit, the installation of one or more non-linear loads of relatively large rating or large numbers of nonlinear loads of low rating [1-3].

Many years ago, apart from power factor and flicker concern, PQ problems were confined almost entirely to the sphere of regulated, public utilities. However, over the last decade, the issue of PQ has gained renewed interest due to the increasing use of loads sensitive to service quality such as computers, industrial drives, communications and medical equipment. In its present form, PQ is an even more complex problem than in the past because the new loads are not only sensitive to service quality but also responsible for affecting adversely the quality of power supply. It is widely acknowledged that both customer and utility equipment will suffer undue stress in an unfriendly PO operating environment. PO disturbances at the utility level may result in the malfunction of remote control, protective devices and energy metering, overheating of cables, transformers and rotating machineries. PQ disturbances in the customer's premises may result in the loss of computer data, due to voltage sags with duration of only a few milliseconds. Even shorter voltage sags may cause the tripping of industrial drives. This has prompted professional bodies to enact recommended practices in order to limit the severity and number of disturbances to customer equipment [1-3].

# **UNIVERSITI TEKNIKAL MALAYSIA MELAKA**

A large number of PQ disturbances have been reported in the open literature, with some of them being transient in nature and others being related to periodic, steady state operation. There is no general agreement between the various authors on a unique classification of PQ disturbances but some of the more common disturbances are voltage and current harmonics, voltage sags, swells, electric noise, impulses, notches and flicker [1-3].

#### 2.2.1 Harmonics in Electrical System

Harmonics are actually a mathematical model of the real world distorted sinusoidal waveforms. It is simply a technique to analyze distorted AC waveforms. All complex AC voltage or current waveforms can be represented by a series of sinusoidal wave of various frequencies that are integer multiples of the fundamental frequency. On a 50 Hz fundamental frequency system, this could include the third, fifth, seventh order harmonics and so on. The losses due to the  $I^2R$  component are due to conductor heating and the skin effect. In particular, the third harmonics, as well as the fifth and the seventh harmonics have a significant contribution [1-3].

In an electrical distribution system, utilities normally generate almost perfect sinusoidal voltage and current. However, these perfect sinusoidal waveforms do not hold at consumer ends due to the widespread utilization of non-linear loads draw decidedly nonsinusoidal current. These loads have distorted the electrical systems voltage and current waveforms as they introduce harmonics into the electrical system. Unlike fundamental, harmonics provide no usable power to do work. They simply take up the capacity of electrical system. When presented in sufficient quantities, harmonics do not only disturb loads that are sensitive, but also may cause many undesirable effects to the power system. As a result, harmonic studies are become more imperative [1-3].

#### 2.2.2 Total Harmonic Distortion (THD) Measurement

In performing harmonic analysis on a power system, it is important to determine how much distortion is presented in the waveform. This distortion is called THD, a measure to identify the amount of harmonics distortion in a waveform, usually expressed in percentages.

$$THD_V = \frac{\sqrt{\sum_{h=3,5,7..}^{\infty} V_h^2}}{V_1} \times 100\%$$
(2.1)

$$THD_{I} = \frac{\sqrt{\sum_{h=3,5,7..}^{\infty} I_{h}^{2}}}{I_{1}} \times 100\%$$
(2.2)

Where  $V_1$  and  $I_1$  are the fundamental voltage and current,  $V_h$  and  $I_h$  are the harmonics voltage and current. This index is defined as the ratio of the total Root Mean Square (RMS) value of the harmonic components to the RMS value of the fundamental component and is used to measure the deviation of a periodic waveform containing harmonics from a perfect sine wave. For a perfect sinusoidal wave at fundamental frequency, the THD is zero. Similarly, the measures of individual harmonic distortion for voltage and current at *h*-th order are defined as  $V_h/V_1$  and  $I_h/I_1$ , respectively [1-3].

#### 2.2.3 Harmonic Standards

In view of the widespread use of power electronic equipment connected to utility systems, various national and international agencies have proposed limits on harmonic current injection to the system by this equipment, to maintain good power quality. As a result, the following standards and guidelines have been established that specify limits on the magnitudes of harmonic currents and harmonic voltage distortion at various harmonic frequencies [2].

#### 2.2.3.1 IEC Harmonic Standard 555-2

This standard is prepared by the International Electrotechnical Commission (IEC) and accepted by its National Committees of the following countries which are Austria, Australia, Belgium, Canada, Egypt, Finland, France, Germany, Hungary, Ireland, Japan, Korea, Netherlands, Norway, Poland, Romania, South Africa, Switzerland, Turkey and United Kingdom.

IEC 555-2 provides harmonic current limits for all electrical and electronic equipment having and input current up to 16 *A*, intended to be connected to public distribution systems of nominal 50 *Hz* or 60 *Hz* frequency. The voltages covered are 220-240 *V* single phase and 380-415 *V* three phase. The equipment is classified into four groups. Class A, for balanced three phase equipment and anything else that does not fit into another group, Class B, for any portable tools, Class C, for lighting equipment and Class D, for equipment having an input current with a special wave shape.

The harmonic limits are defined in absolute values, irrespective of the equipment's power rating. Below gives the maximum permissible harmonic current in amperes in these four groups according to the IEC 555-2.

Table 2.1:	IEC 555-2	Harmonic	Current	Content 1	Limits

UNIVER	Odd Harmonics						Even Harmonics				
Harmonic Order (n)	3	5	7	9	11	13	15 <n<39< th=""><th>2</th><th>4</th><th>6</th><th>8<n<40< th=""></n<40<></th></n<39<>	2	4	6	8 <n<40< th=""></n<40<>
Max. Permissible Harmonic Current (A)	2.30	1.14	0.77	0.40	0.33	0.21	0.15x15/n	1.08	0.43	0.30	0.23x8/n

#### 2.2.3.2 EN 60555-2

"The Limitation of Disturbances in Electricity Supply Networks caused by Domestic and Similar Appliances Equipped with Electronic Devices," European Norm prepared by Comite Europeen de Normalisation Electrotechnique, CENELEC. This in fact is an adoption of the IEC 555-2 standard to the CENELEC member countries and will be same for all countries in the European Union.

#### 2.2.3.3 IEEE Standard 519-1992

"IEEE Recommended Practices and Requirements for Harmonic Control in Electrical Power Systems,". This guide applies to every types of static power converters used in commercial and industrial power systems. The problems involved in the harmonic control and reactive compensation of such converters are addressed, and an application guide is provided. Limits of disturbances to the ac power distribution system that affect other equipment and communications are recommended. This guide is not intended to cover the effect of radio frequency interference.

#### 2.3 Multilevel Inverter (MLI)

Circuit that convert DC to AC is called inverter. Specifically, inverter used to transfer power from a DC source to an AC load. In other applications, the objective is to create an AC voltage when only a DC voltage source is available. Inverters are often used in applications such as adjustable-speed AC motor drives, interfacing renewable energy sources such as photovoltaic to the electric power grid, Uninterruptible Power Supply (UPS) and running AC appliances from an automobile battery [4-8]. A MLI is a more powerful inverter. Recently, there are increasingly used of MLI in medium and high power applications. The concept of MLI has been introduced since 1975 essentially consist of three-level of staircase waveform [9-12]. The concept of a MLI is to achieve higher power by using series of power semiconductor switches with several lower voltage DC sources. The multiple DC voltage sources are supplied either by capacitors, batteries and renewable energy voltage sources or the combination of both. The MLI power switches are turned on sequentially according to the control scheme to produce the desired staircase voltage output. The rated voltage of the power switches are depends on the DC voltage sources connected.

A MLI has several advantages over a conventional inverter such as low power dissipation on power switches, low switching losses, low harmonic contents, low Electromagnetic Interference (EMI) outputs, lower *dv/dt* ratio, smaller Common Mode (CM) voltage and can be operate at both fundamental switching frequency and high switching frequency [9-12].

Unfortunately, MLI do have some drawbacks and one that particular is the greater number of power semiconductor switches needed. Although lower voltage rated switches can be utilized in a MLI, each switch requires a related control scheme and gate drive circuit. This may cause the overall system to be more expensive and complex [9,10].

#### 2.3.1 Multilevel Inverter Topologies

In recent years, several MLI topologies have been developed. The most common MLI topologies are Diode Clamped MLI or Neutral Point Clamped MLI (NPCMLI), Capacitor Clamped MLI or Flying Capacitor MLI (FCMLI) and Cascaded H-Bridge MLI (CHBMLI). There are several other topologies that have been developed according to the combination of these common topologies such as Trinary DC Source MLI, Generalized MLI, Soft-Switched MLI, Mixed Level MLI and MLI by The Connection of Three Phase Two Level Inverters [9,10].

# Vad si figure 2.1: Three Level Diode Clamped MLI

#### 2.3.1.1 Diode Clamped/ Neutral Point Clamped Multilevel Inverter

Figure 2.1 shows the basic structure of a Three Level Diode-Clamped MLI. It is proposed by Nabae, Takashi and Akagi in 1981 named as Neutral Point Clamped MLI (NPCMLI) [9]. In this circuit, two series-connected bulk capacitors,  $C_1$  and  $C_2$  are used to split the DC-bus voltage into three levels. The *n* which is at the middle point of the two capacitors can be defined as neutral point. The single phase to neutral output voltage,  $V_{an}$  has three states which are  $V_{dc}/2$ ,  $\theta$  and  $-V_{dc}/2$ . For Three Level Diode Clamped MLI, a set of two power switches is turned on at any given period of time. For example, to produce voltage level of  $V_{dc}/2$ , switches  $S_1$  and  $S_2$  need to be closed simultaneously, for voltage level of  $-V_{dc}/2$ , switches  $S_1$ ' and  $S_2$ ' need to be closed simultaneously, and for the  $\theta$  voltage level,  $S_2$  and  $S_1$ ' need to be closed simultaneously.
Valtaga V	Switching State						
voltage v <sub>an</sub>	S <sub>1</sub>	$S_2$	<b>S</b> <sub>1</sub> '	<b>S</b> <sub>2</sub> '			
$V_2 = V_{\rm dc}/2$	1	1	0	0			
$V_1 = 0$	0	1	1	0			
$V_0 = -V_{dc}/2$	0	0	1	1			

Table 2.2: Three Level Diode Clamped MLI switching states

The main components that make this circuit differ from a conventional inverter are  $D_1$  and  $D_1$ '. These two diodes act as a clamper, to clamp the switch voltage to half of the DC-bus voltage level. When both  $S_1$  and  $S_2$  are closed,  $D_1$ ' used to balances out the voltage sharing between  $S_1$ ' and  $S_2$ ' with  $S_1$ ' blocking the voltage across  $C_2$ . The output voltage of  $V_{an}$  is in three level staircase AC forms.

Higher level of diode clamped multilevel inverter requires more devices to form the desired level of the inverter. If m is assumed as the total number of level for the multilevel inverter, the number of power switches  $(P_s)$ , capacitors at DC side  $(C_{dc})$ , freewheeling diode  $(f_d)$  and clamping diode  $(C_d)$  can be determined using the following equations.

$$P_s = 2(m-1)$$
(2.3)

$$C_{dc} = m - 1 \tag{2.4}$$

$$f_d = 2(m-1) \tag{2.5}$$

$$C_d = (m-1).(m-2) \tag{2.6}$$

The above equation also illustrate that the number of diodes required is quadratically related to the number of level desire. Therefore, the increase in number of level makes the topology quite bulky and impractical to implement. Moreover, the Diode Clamped MLI is efficient in fundamental frequency switching which will cause the voltage and current total harmonic distortion to be increased.



2.3.1.2 Capacitor Clamped/ Flying Capacitor Multilevel Inverter

The fundamental structure of Three Level Capacitor Clamped MLI is shown in Figure **UNIVERSITI TEKNIKAL MALAY SIA MELAKA** 2.2. This topology has been proposed as an alternative to the Diode Clamped MLI by Meynard in 1992 [9]. The topology also named as Flying Capacitor MLI. The clamping diode in Diode Clamped MLI is replaced by independent capacitors but the function of the capacitor is still same which is to clamp the device voltage to one capacitor voltage level. This MLI provides a three levels for single phase to neutral output voltage,  $V_{an}$  which are  $V_{dc}/2$ , 0 and  $-V_{dc}/2$ . As the Diode Clamped MLI, this topology requires two power switches to be closed simultaneously. For example, switches  $S_1$  and  $S_2$  need to be close to produce voltage level of  $V_{dc}/2$ . For  $-V_{dc}/2$ , switches  $S_1$ ' and  $S_2$ ' need to be closed and either pair ( $S_1$ ,  $S_1$ ') or ( $S_2$ ,  $S_2$ ') needs to be closed

for the 0 voltage level. When  $S_1$  and  $S_1$ ' are closed, the clamping capacitor  $C_1$  is charged and is discharged when  $S_2$  and  $S_2$ ' are closed. If the proper selection of the 0-level switch combination is made, the charge of  $C_1$  can be balanced.

Veltege V	Switching State							
voltage v <sub>an</sub>	S <sub>1</sub>	$S_2$	<b>S</b> <sub>1</sub> '	<b>S</b> <sub>2</sub> '				
$V_2 = V_{\rm dc}/2$	1	1	0	0				
$V_1 = 0$	1	0	1	0				
	0	1	0	1				
$V_0 = -V_{dc}/2$	0	0	1	1				
	ALAVEI							

Table 2.3: Three Level Capacitor Clamped MLI switching states

Similar to diode clamping, the higher level of the Capacitor Clamped MLI requires a large number of bulk capacitors to clamp the voltage. Provided that the main power switch is the same as the voltage rating of each capacitor so the number of power switches  $(P_s)$ , capacitors at DC side  $(C_{dc})$  and clamping capacitors  $(C_c)$  for an *m*-level inverter can be determined by the following equations.

# UNIVERSITI TEKNIKAL MALAYSIA MELAKA $P_s = 2(m-1)$ (2.7)

$$C_{dc} = m - 1 \tag{2.8}$$

$$C_c = ((m-1).(m-2))/2$$
(2.9)

Preventing the filter demand and controlling the active and reactive power flow besides phase redundancies are the most important advantages of this Capacitor Clamped MLI topology. However, the increment in the inverter level will block the accurate charging and discharging control of capacitor. Furthermore, increase in the number of capacitor also will increase the cost of the inverter and the device will be more enlarged due to the bulky capacitor.

# Figure 2.3: Three Level Cascaded H-Bridge MLI

### 2.3.1.3 Cascaded H-Bridge Multilevel Inverter

Figure 2.3 shows the last structure of the most common topologies for MLI which is

Three Level Cascaded H-Bridge MLI topology. This configuration recently becomes very popular in the variable speed drive applications due to its unique structure that does not require any clamping diode or capacitor [13]. This inverter consists of four units of power switches connected in H-bridge form fed by the independent voltage source. This is where the inverter got their name. This inverter can generate three levels staircase waveform of  $+V_{dc}$ , 0 and  $-V_{dc}$  depends on the status of the particular power switches. Same as the previous explained topology, this inverter also need two power switches to be closed simultaneously to produce the desired level of output voltage,  $V_{an}$ . For example, to produce  $+V_{dc}$ , switch  $S_1$  and

 $S_4$  needs to be closed. For  $-V_{dc}$ , switch  $S_2$  and  $S_3$  needs to be closed and for 0-level voltage, either the combination of  $S_1$  and  $S_3$  or  $S_2$  and  $S_4$  can be closed. The  $S_1$  and  $S_2$  or  $S_3$  and  $S_4$ switch can never be closed simultaneously. If this happen, can leads to damage of the circuit due to the short circuit.

Valta za V	Switching State						
voltage v <sub>an</sub>	S <sub>1</sub>	$S_2$	S <sub>3</sub>	S <sub>4</sub>			
$V_2 = V_{dc}$	1	1	0	0			
$V_1 = 0$	1	0	1	0			
	ALAYS	1	0	1			
$V_0 = -V_{dc}$	0 1/1	0	1	1			

Table 2.4: Three Level Cascaded H-Bridge MLI switching states

Higher level of this type of MLI requires additional H-bridge power switches with independent source. For example, the Five Level Cascaded H-Bridge MLI will have two H-bridge circuit and two independent sources. The outputs of the different level of the H-bridge inverter are connected in series such that the desired multilevel inverter output is the sum of that particular H-bridge circuit. The output voltage for an *m*-level can be defined using the following equation with (*s*) is the number of independent source. Besides, the number of power switches ( $P_s$ ) also can be determined.

$$m = 2s + 1 \tag{2.10}$$

$$P_s = 2(m-1) \tag{2.11}$$

Among all the topologies described above, the Cascaded H-Bridge MLI used the less number of components [13]. It does not need any clamping diode or capacitor hence making it not bulky as the other two topologies for higher level of output voltage. Another advantage of Cascaded H-Bridge MLI is the circuit layout flexibility. By adding or removing of the Hbridge circuit, the number of output voltage level can be easily adjusted.

### 2.3.2 Multilevel Inverter Control Schemes

The control schemes or control strategies of the MLI are also important to identify the efficiency parameters such as switching losses. The MLI control schemes are based on the fundamental and high switching frequency. There are several well-known control schemes of the multilevel inverter such as Sinusoidal Pulse Width Modulation (SPWM), Selective Harmonic Eliminated Pulse Width Modulation (SHE PWM) and Space Vector Pulse Width Modulation (SVM).



UNIVE Figure 2.4: Classification of MLI Control Schemes

### 2.3.2.1 Sinusoidal Pulse Width Modulation (SPWM)

In Sinusoidal Pulse Width Modulation (SPWM), to get the gate signal for the MLI switching control, a sinusoidal reference voltage waveform is compared to the triangle carrier waveform in an analog or logic comparator devices. To minimize the switching losses hence increase the performance of MLI, the SPWM control method with fundamental frequency was

proposed [9]. There are two types of switching for SPWM which are SPWM with Bipolar Switching and SPWM with Unipolar Switching [14].

For Bipolar Switching, their basic generator control circuit is shown in Figure 2.5. The sinusoidal reference voltage  $V_r$  is compare with the triangular carrier signal  $V_c$  to produce bipolar switching signal.





For Unipolar Switching, their basic generator control circuit is shown in Figure 2.5. The sinusoidal reference voltage  $V_r$  is also compare with the triangular carrier signal  $V_c$  but this time there is two  $V_r$  waveform. The other  $V_r$  is shifted 180 degree to another to produce unipolar switching signal.



Figure 2.7: SPWM with Unipolar Switching Generator

The output generated signal for unipolar switching is cause by the comparison of two  $V_r$  and  $V_c$ . The compared signal of these two signals and the output waveform produced are illustrated in Figure 2.8.



SPWM known as the most popular technique among others applied in multilevel inverters due to its advantages such as easy implementation, lower harmonic outputs compare to other technique and low switching losses. The desired line voltage frequency of the inverter output is depends on the sinusoidal modulating signals frequency [14].

### 2.3.2.2 Selective Harmonic Eliminated Pulse Width Modulation (SHE PWM)

The Selective Eliminated Pulse Width Modulation (SHE PWM) technique normally applied in three-level conventional inverter circuits. This technique is proposed by Patel in 1974 based on the fundamental frequency switching theory and dependent on the elimination of defined harmonic content orders [9]. The objective of this method is to eliminate harmonic orders by defining the switching angles and to obtain the output voltage Fourier series expansion [15].

By using this technique, the lowest frequency harmonics are chosen by properly selecting angles among different level inverters for elimination and additional filter circuits can be used to remove the high frequency harmonics components. In order to ensure the number of eliminated harmonics at a constant level, all switching angles must be less than  $\pi/2$ . The main disadvantage of this modulation strategy is it provides a narrow range of modulation index [15].

In the application of SHE PWM, look up table in an independent memory of microprocessor is used to save the possible switching angles. Newton Raphson Iteration is able to solve and tackle the main defect of SHE PWM which is the requirement of calculations to determine switching angles as in fundamental frequency switching method. The initial value is based on guesses or assumes, thus the result will not be accurate and in addition, increased of DC sources or switching angles will prevent to obtain the most accurate solution [15].

### 2.3.2.3 Space Vector PWM (SVM)

Space Vector PWM (SVM) is known as an alternative popular control method for multilevel inverters that directly uses the control variable given by the control system and each witching vector is identified as a point in complex space of ( $\alpha$ ,  $\beta$ ). If compared to SPWM, the SVM harmonic elimination and fundamental voltage ratios are obtained in better values. Other

than that, the maximum peak value of the output voltage is greater by 15 % than the SPWM technique. Any three phase multilevel space vector diagram consists of six vectors regardless of the type and the number of levels of the inverters [9,10].

SVM is popular generally because of several features such as good utilization of dc link voltage and low current ripple. These features make the SVM suitable to be used in high voltage and high power applications. SVM technique is quite complicated because of the sector identification and look up table requirement to determine the switching intervals for all vectors but the proper implementations of digital signal processing (DSP) and microprocessor in preparing the algorithms made the hardware to relatively easy to implement [9,10].

### 2.4 Summary of Review

This chapter discussed about power quality consists of harmonic definition and standards. The topologies of multilevel inverters along with their switching schemes also been explained. From the explanations, shows that both topologies and control schemes of the multilevel inverter determine the efficiency of the inverter in term of equipment used and total harmonic distortion.

### **CHAPTER 3**

### METHODOLOGY

### 3.1 Introduction

This chapter will discuss the methodology of the research consists of the flow of the research process. The brief explanations of Trinary MLI are also described in this chapter. Next, the simulation MATLAB/Simulink block diagrams are presented along with details explanation of the block and finally, hardware design consists of power circuit, control circuit and gate driver shown along with the component used.

### **3.2 Research Methodology**

Upon completion of this research, several steps of process are made according to a sequence. All the steps or procedures in conducting this research are briefly explained in this section with assistance of flowchart, milestone and Gantt chart.

### 3.2.1 Flowchart



Figure 3.1: Flowchart of Research Methodology

Figure 3.1 shows the flow of activities conducted upon completion of this research based on the flowchart diagram. First, the information and data required to conduct the research are gathered and studied to ensure the research to run smoothly. All the data gathered are presented in Chapter 2. After gathering enough information, the simulation of three phase conventional inverters which are Square and Quasi Inverter is constructed using MATLAB/Simulink tools. Then the result from the simulation is captured and saved for further analysis.

The next step of the research flow is designing the algorithm for Three Phase Trinary DC Source MLI. In this simulation, odd numbers of Three Phase Trinary DC Source MLI levels from three up to nine will be produce for comparison purposes. Different level of the MLI requires different switching states so that the inverter can produce the desired staircase output voltage waveform. The switching algorithm then is used in the MATLAB/Simulink to test the effectiveness. If the algorithm is applicable, the process will proceed for the simulation of Three Phase Trinary DC Source MLI. The simulation result is gathered and compared with the conventional result taken before.

After the simulation process succeeds, the hardware for Three Phase Seven Level Trinary DC Source MLI will be implemented according to the algorithm designed in the MATLAB/Simulink simulation. Finally, research report is written and compiled. All result, analysis and discussion on the data gathered will be presented in the report.

# **UNIVERSITI TEKNIKAL MALAYSIA MELAKA**

### 3.2.2 Milestone

Below is the milestone stone set for this research.

Milestone 1 – Research on MLI

Milestone 2 – Simulation of the three phase conventional and Trinary DC Source MLI

Milestone 3 – Validate the data obtain from simulation

Milestone 4 – Development of Three Phase Seven Level Trinary DC Source MLI

Milestone 5 – Validate the data obtain from hardware

Milestone 6 – Report writing

### 3.2.3 Gantt Chart

Milestone	Year		20	013		2014				
winestone	Task	9	10	11	12	1	2	3	4	5
1	Research on MLI									
2	Simulation of the three phase conventional and Trinary DC Source MLI									
3	Validate the data obtain from simulation									
4	Development of Three Phase Seven Level Trinary DC Source MLI									
5	Validate the data obtain from hardware	يند		ن د			وبر			
6	Report writing	44			*		••			
	<b>JNIVERSITI TEKNIK</b>	AL N	<b>IAL</b>	AYS	IAN	1EL	AKA			

Table 3.1: Gantt Chart of Research Methodology

Table 3.1 shows the chart of activities conducted according to the month upon completion of this research. The research starts on September 2013. For the first three months, will be focused more on research of MLI consists of their topologies and control schemes. Two month is provided to conduct the simulation of both conventional and the proposed Trinary DC Source MLI. At the same time, result from the simulation is validated. After the simulation is complete, the hardware is implemented and the time proposed for this process is approximately six months. Next, four months is used to do the analysis on data gathered during simulations and hardware design. The report writing is conducted along the way of the research process and no fixed time is provided.

### 3.3 Trinary DC Source Multilevel Inverter

The basic structure of Trinary MLI is same as the H-bridge cascaded multilevel inverter except that, the Trinary MLI occupies different value of input DC sources. Two sets of H-bridge connected power switches with different DC source supplies are required to produce different level of output voltage up to nine levels. Therefore, the Trinary MLI possessed all the H-bridge cascaded multilevel inverter advantages such as reliability and modularity. As an addition, the Trinary MLI have the lowest number of components used compared to other MLI topologies for higher level of output voltage. Table 3.2 shows the comparison of number of component between various types of MLI.

Topology	Diode Clamped MLI	Capacitor Clamped MLI	Cascaded H- Bridge MLI	Trinary DC Source MLI
Number of Power Switches	16 units	16 units SI	16 units	8 units
Number of Clamped Diodes	56 units	0	0	0
Number of Flying Capacitors	0	28 units	0	0

Table 3.2: Number of Components for Single Phase of the Nine Level MLI

Figure 3.2 shows a circuit configuration for Trinary MLI employing different DC sources feeding the two sets of H-bridge power switches.



The inverter can synthesized up to nine output levels which are  $4V_{dcs} - 3V_{dc}$ ,  $-2V_{dcs} - V_{dc}$ , 0,  $V_{dc}$ ,  $2V_{dc}$ ,  $3V_{dc}$  and  $4V_{dc}$  by using the  $V_{dc}$  and  $3V_{dc}$  supply. The upper inverter (HB1) terminal voltage can generates range of  $-V_{dc}$  to  $V_{dc}$ , while for the lower inverter (HB2) terminal voltage generates the range of  $-3V_{dc}$  to  $3V_{dc}$ . Here, the final voltage level output of the multilevel inverter becomes the sum of the terminal voltage of HB1 and HB2 of the inverter.

$$V_{out} = V_{HB1} + V_{HB2} \tag{3.1}$$

For example, to produce  $+2V_{dc}$ , switch  $S_{12}$  and  $S_{13}$  needs to be closed to able the HB1 to produce  $-V_{dc}$  at the terminal voltage. While for the HB2, switch  $S_{21}$  and  $S_{24}$  needs to be closed to produce  $+3V_{dc}$ . Therefore, by using the above equation, the output voltage of the multilevel inverter will become  $+2V_{dc}$ . The rest of the switching sequence of the Three Level, Five Level, Seven Level and Nine Level Trinary DC Source MLI are as following.

**HB** 1 **HB 2** Vout S<sub>11</sub> S<sub>12</sub> S<sub>13</sub> **S**<sub>14</sub> S<sub>21</sub>  $S_{22}$ S<sub>23</sub> S<sub>24</sub>  $V_{dc}$ LAYSIA 0 0 0 1 1 0 1 0 0 1 0 0 0 1 1 1 0 -V<sub>dc</sub> 0 0 0 1 ≥1 1 1

Table 3.3: Switching Sequence of Three Level Trinary DC Source MLI

Table 3.4: Switching Sequence of Five Level Trinary DC Source MLI

V	ملا	H	31	zić	n:3	الل سد	<b>B</b> 2	
♥ out	S <sub>11</sub>	S <sub>12</sub>	S <sub>13</sub>	S <sub>14</sub>	S <sub>21</sub>	S <sub>22</sub>	S <sub>23</sub>	S <sub>24</sub>
$2V_{dc}$	U <sub>0</sub> ve	RS <sub>0</sub> T	FEKNIP		LAYSI			0
V <sub>dc</sub>	1	1	0	0	0	1	0	1
0	0	1	0	1	0	1	0	1
-V <sub>dc</sub>	0	0	1	1	0	1	0	1
-2V <sub>dc</sub>	1	1	0	0	0	0	1	1

V		HB 1			HB 2			
V out	S <sub>11</sub>	S <sub>12</sub>	S <sub>13</sub>	S <sub>14</sub>	S <sub>21</sub>	S <sub>22</sub>	S <sub>23</sub>	S <sub>24</sub>
$3V_{dc}$	0	1	0	1	1	1	0	0
$2V_{dc}$	0	0	1	1	1	1	0	0
V <sub>dc</sub>	1	1	0	0	0	1	0	1
0	0	1	0	1	0	1	0	1
-V <sub>dc</sub>	0	0	1	1	0	1	0	1
-2V <sub>dc</sub>	1	1	0	0	0	0	1	1
-3V <sub>dc</sub>	0	LAYISIA	0	1	0	0	1	1

Table 3.5: Switching Sequence of Seven Level Trinary DC Source MLI

Table 3.6: Switching Sequence of Nine Level Trinary DC Source MLI

V	LISZ	н	81			Н	B 2	
V out	S <sub>11</sub>	n S <sub>12</sub>	S <sub>13</sub>	S <sub>14</sub>	S <sub>21</sub>	S <sub>22</sub>	S <sub>23</sub>	S <sub>24</sub>
$4V_{dc}$	ملاك	Lulul	0		ي أبد	ن س	0	0
$3V_{dc}$	0	1	0	1	1	1	0	0
$2V_{dc}$	<b>UNIVE</b>		TEKNIP		LAYSI		0	0
V <sub>dc</sub>	1	1	0	0	0	1	0	1
0	0	1	0	1	0	1	0	1
-V <sub>dc</sub>	0	0	1	1	0	1	0	1
-2V <sub>dc</sub>	1	1	0	0	0	0	1	1
-3V <sub>dc</sub>	0	1	0	1	0	0	1	1
-4V <sub>dc</sub>	0	0	1	1	0	0	1	1

### 3.4 Simulation

The simulation of Three Phase Square Inverter, Three Phase Quasi Inverter and Three Phase Trinary DC Source MLI is conducted using MATLAB/Simulink simulation tools. The inverter structures are construct using several subsystem block consists of logic and electronic components. The block diagram of these three types of inverter is as the following.

### 3.4.1 Three Phase Conventional Multilevel Inverter

This section shows the MATLAB/Simulink simulation block diagram of Three Phase Square Inverter and Three Phase Quasi Inverter.



Figure 3.3: Three Phase Square Inverter Simulation Block

Figure 3.3 shows the simulation block diagram for Three Phase Square Inverter. The block diagram consists of switching signal, H-bridge, voltage source and load subsystem for

every phase. Switching signal subsystem is used to generate desired signal to turn on the power switches while four units of IGBTs form a sets of H-bridge occupies the H-bridge subsystem. The H-bridge is fitted by the 100 V DC voltage source from the voltage source subsystem and the load subsystem consists of several combination of 100  $\Omega$  resistor, 0.2 H inductor and 100  $\mu$ F capacitor. Scope is used to measure the output voltage, current and as well as the voltage and current THD. Figure 3.4 shows the simulated switching signal generation of the Three Phase Square Inverter.



Figure 3.4: Three Phase Square Inverter Switching Signal Generation

### 3.4.1.2 Three Phase Quasi Inverter



Figure 3.5: Three Phase Quasi Inverter Simulation Block

Figure 3.5 shows the simulation block diagram for Three Phase Quasi Inverter. The block diagram consists of switching signal, H-bridge, voltage source and load subsystem for every phase. Switching signal subsystem is used to generate desired signal to turn on the power switches while four units of IGBTs form a sets of H-bridge occupies the H-bridge subsystem. The H-bridge is fitted by the 100 V DC voltage source from the voltage source subsystem and the load subsystem consists of several combination of 100  $\Omega$  resistor, 0.2 H inductor and 100  $\mu$ F capacitor. Scope is used to measure the output voltage, current and as well as the voltage and current THD. Figure 3.6 shows the simulated switching signal generation of the Three Phase Quasi Inverter.



Figure 3.6: Three Phase Quasi Inverter Switching Signal Generation

# 3.4.2 Three Phase Trinary DC Source Multilevel Inverter

This section shows the MATLAB/Simulink simulation block diagram of Three Phase Trinary DC Source MLI and its switching signal generation of the Three Level, Five Level, Seven Level and Nine Level. Simple modulation technique is used to drive the IGBT power switches.



Figure 3.7: Three Phase Trinary DC Source MLI Simulation Block

Figure 3.7 shows the simulation block diagram for Three Phase Trinary DC Source MLI. The block diagram consists of switching signal, H-bridge, voltage source and load subsystem for every phase. Switching signal subsystem is used to generate desired signal to turn on the power switches while eight units of IGBTs form two sets of H-bridge occupies the H-bridge subsystem. The H-bridge is fitted by the 100 V and 300 V DC voltage source from the voltage source subsystem and the load subsystem consists of several combination of 100  $\Omega$  resistor, 0.2 *H* inductor and 100  $\mu$ *F* capacitor. Scope is used to measure the output voltage, current and as well as the voltage and current THD. Figure 3.8, Figure 3.9, Figure 3.10 and Figure 3.11 show the simulated switching signal generation of the Three Phase Trinary DC Source MLI for Three Level, Five Level, Seven Level and Nine Level.



**(a)** 



**(b)** 

Figure 3.8: Three Phase Three Level Trinary DC Source MLI Switching Signal Generation for (a) Switch S11, S12, S13 and S14 (b) Switch S21, S22, S23 and S24



**(a)** 





Figure 3.9: Three Phase Five Level Trinary DC Source MLI Switching Signal Generation for (a) Switch S11, S12, S13 and S14 (b) Switch S21, S22, S23 and S24





**(q)** 

Figure 3.10: Three Phase Seven Level Trinary DC Source MLI Switching Signal Generation



**(B**)

970.0

20.0

**90.0**5

AISYAJA.

Amplitude (V)

90.0 0.0

80.0 (s) 9miT

Gating Pattern of Switch S12

60.0

**580.0** 

960.0

۲.0

F



**(b)** 

Figure 3.11: Three Phase Nine Level Trinary DC Source MLI Switching Signal Generation for (a) Switch S11, S12, S13 and S14 (b) Switch S21, S22, S23 and S24

3.5 Hardware

The proposed circuit of Three Phase Seven Level Trinary DC Source MLI is presented

in this section. The circuits structures are constructed using several circuit namely H-Bridge inverter, gate drive, DC/DC converter and microcontroller.

# **UNIVERSITI TEKNIKAL MALAYSIA MELAKA**

### 3.5.1 H-Bridge Inverter Circuit

ALAYSIA

This H-bridge inverter circuit shown in Figure 3.12 consists of four sets of IGBT type

IHW30N90T. The switching signals for IGBT are coming from gate drive circuit.



## 3.5.2 Gate Drive Circuit

Microcontroller generates signal in logic form. This signal is not capable to switch on the IGBT power switch because of the level of output voltage from microcontroller only generates 5 V DC source. In order to switch ON and OFF IGBT, the gate drive is needed to boost up the 5 V PWM signal to 15 V PWM signal. Figure 3.13 shows the proposed gate driver circuit consists of Arduino Mega 2560 microcontroller, HCPL-3120-000E gate drive, 100  $\Omega$ current limiting resistor and zener diode to make sure the voltage fed to the gate drive limited at 15 V only.



# 3.5.3 DC/DC Converter Circuit KNIKAL MALAYSIA MELAKA

DC/DC converter functioned to step-up or step-down the DC voltage. In this project, the DC/DC converter type IQ0515SA is used to generate 15 V DC output voltages. This supply is connected to gate drive circuit in order to enable the gate drive to transform the low voltage 5 V logic signal to 15 V DC voltage to drive the IGBT power switches. Figure 3.14 shows the proposed DC/DC converter circuit.



Figure 3.15: Arduino Mega 2560

Arduino Mega 2560 Microcontroller which shown in Figure 3.15 is used to generate the desired switching signal that connected to the gate drive circuit by giving the instruction on the microcontroller using Arduino programming language. Arduino Mega 2560 is selected because it has the sufficient digital output which used to send the signal to the MLI. For Three Phase Seven Level Trinary DC Source MLI, overall signal need to be sent is twenty four. The digital output from Arduino Mega 2560 is only 5 *V*. This level of voltage is boosted to 15 *V* by using DC/DC converter. Table 3.7 shows the parameters of Arduino Mega 2560.

MALAYSIA Paran	neters
Microcontroller	ATmega2560
Operating Voltage	5 V
Input Voltage (recommend)	7 - 12 V
Input Voltage (limits)	6 - 20 V
Digital I/O Pins	54 (of which 15 provide PWM output)
Analog Input Pins	16
DC Current per I/O PinSITI TEKNIKAL	40 mALAYSIA MELAKA
DC Current for 3.3 V Pin	50 mA
Flash Memory	256 kB of which 8 kB used by bootloader
SRAM	8 <i>kB</i>
EEPROM	4 <i>kB</i>
Clock Speed	16 <i>MHz</i>

Table 3.7: Arduino Mega 2560 Parameters

### 3.5.5 PCB Design

In order to make the circuit simple easy to manage and compact, the specially designed Printed Circuit Board (PCB) is used. First the diagram of the designed circuit is drawn in the using OrCad Capture CIS software. After that, the circuit is transferred to OrCad Layout Plus to produce the PCB layout. The PCB layout then is printed on the tracing paper. After that, the process of producing the designed PCB begin from etching process, hole drilling process and component insertion process. All the procedures are stated in APPENDIX D.

### 3.5.6 Experimental Setup

The previously designed circuit is combined in to such way so that it can be functioned as Three Phase Seven Level DC Source MLI.



Figure 3.16: Hardware Configuration

After all the three H-Bridge circuits had been combined, it will function as a Three Phase Seven Level Trinary DC Source MLI. The complete configuration of the hardware implementation is shown as in Figure 3.16.



Figure 3.17: Experimental Setup

AYS

Figure 3.17 shows the experimental setup to test the performance of the Three Phase Seven Level Trinary DC Source MLI. Separate VDC and 3VDC power supply is used as the MLI input. Resistance and inductance is used as load and Fluke 435 Power Quality Analyzer is used to record all the data such as voltage, current and THD reading to be compared to the simulation result. Table 3.8 shows the parameters used in this experimental setup.

Table 3.8: Experimental Setup Parameters

Parameters				
Microcontroller Input Voltage	9 V			
DC/DC Converter Input Voltage	5 V			
DC/DC Converter Output Voltage	12 V			
VDC Inverter Input Voltage	10 V			
3VDC Inverter Input Voltage	30 V			
Data Recorder	Fluke 435 Power Quality Analyzer			

### **CHAPTER 4**

### **RESULT AND DISCUSSION**

### 4.1 Introduction

This chapter presents all the result gathered from the simulation of Three Phase Square Inverter, Three Phase Quasi Inverter and the Three Level, Five Level, Seven Level and Nine Level Trinary DC Source MLI.

### 4.2 Simulation Result

This section displays the output waveform and harmonic spectrum resulting from the MATLAB/Simulink simulations for different types of inverter attached to the various combination of load. RSITI TEKNIKAL MALAYSIA MELAKA

### 4.2.1 Three Phase Square Inverter

### FFT analysis



Figure 4.1: Three Phase Square Inverter Voltage Harmonic Spectrum

Figure 4.1 shows the voltage harmonic spectrum of the Three Phase Square Inverter. The voltage total harmonic distortion is 48.34 %. This value is same for any combinations of load because the output voltage will not affect although the inverter attach to various types of load.

4.2.1.1 Three Phase Square Inverter with R Load



Figure 4.2: Three Phase Square Inverter with R Load Output
Figure 4.2 shows the output voltage and current of Three Phase Square Inverter connected to R load. The current waveform is same as voltage waveform because the R load will only affect the amplitude of the output current.



## 4.2.1.2 Three Phase Square Inverter with RL Load

MALAYSIA



Figure 4.4: Three Phase Square Inverter with RL Load Output

Figure 4.4 shows the output voltage and current of Three Phase Square Inverter connected to RL load. The current waveform is different compared to the voltage waveform because of the charge and discharge characteristic of the L load.



Figure 4.5: Three Phase Square Inverter with RL Load Current Harmonic Spectrum

Figure 4.5 shows the current harmonic spectrum of Three Phase Square Inverter connected to RL load. The value of current total harmonic distortion is 20.41 %.



#### 4.2.1.3 Three Phase Square Inverter with RC Load

FFT analysis



Figure 4.7: Three Phase Square Inverter with RC Load Current Harmonic Spectrum



Figure 4.8: Three Phase Quasi Inverter Voltage Harmonic Spectrum

Figure 4.8 shows the voltage harmonic spectrum of the Three Phase Quasi Inverter. The voltage total harmonic distortion is 31.08 %. This value is same for any combinations of load because the output voltage will not affect although the inverter attach to various types of load.



#### 4.2.2.1 Three Phase Quasi Inverter with R Load

Figure 4.9 shows the output voltage and current of Three Phase Quasi Inverter connected to R load. The current waveform is same as voltage waveform because the R load will only affect the amplitude of the output current.



Figure 4.10: Three Phase Quasi Inverter with R Load Current Harmonic Spectrum

Figure 4.10 shows the current harmonic spectrum of Three Phase Square Inverter connected to R load. The value of current total harmonic distortion is 31.08 % which is same as the voltage harmonic distortion as both voltage and current waveform for R load possessed the same square waveform characteristic.



Figure 4.11: Three Phase Quasi Inverter with RL Load Output

Figure 4.11 shows the output voltage and current of Three Phase Quasi Inverter connected to RL load. The current waveform is different compared to the voltage waveform because of the charge and discharge characteristic of the L load.



4.2.2.3 Three Phase Quasi Inverter with RC Load



Figure 4.13: Three Phase Quasi Inverter with RC Load Output

Figure 4.13 shows the output voltage and current of Three Phase Quasi Inverter connected to RC load. The current waveform is different compared to the voltage waveform because of the charge and discharge characteristic of the C load.





#### 4.2.3 Three Phase Three Level Trinary DC Source MLI

ALAYSI

Figure 4.15: Three Phase Three Level Trinary DC Source MLI Voltage Harmonic Spectrum

Figure 4.15 shows the voltage harmonic spectrum of the Three Phase Three Level Trinary DC Source MLI. The voltage total harmonic distortion is 31.08 %. This value is same for any combinations of load because the output voltage will not affect although the inverter attach to various types of load.

4.2.3.1 Three Phase Three Level Trinary DC Source MLI with R Load



Figure 4.16: Three Phase Three Level Trinary DC Source MLI with R Load Output

Figure 4.16 shows the output voltage and current of Three Phase Three Level Trinary DC Source MLI connected to R load. The current waveform is same as voltage waveform because the R load will only affect the amplitude of the output current.



load possessed the same square waveform characteristic.



### 4.2.3.2 Three Phase Three Level Trinary DC Source MLI with RL Load

ALAYSIA

Figure 4.18: Three Phase Three Level Trinary DC Source MLI with RL Load Output

Figure 4.18 shows the output voltage and current of Three Phase Three Level Trinary DC Source MLI connected to RL load. The current waveform is different compared to the voltage waveform because of the charge and discharge characteristic of the L load.



Figure 4.19: Three Phase Three Level Trinary DC Source MLI with RL Load Current Harmonic Spectrum

Figure 4.19 shows the current harmonic spectrum of Three Phase Three Level Trinary DC Source MLI connected to RL load. The value of current total harmonic distortion is 8.37 %.

4.2.3.3 Three Phase Three Level Trinary DC Source MLI with RC Load



voltage waveform because of the charge and discharge characteristic of the C load.



Figure 4.21: Three Phase Three Level Trinary DC Source MLI with RC Load Current Harmonic Spectrum

Figure 4.21 shows the current harmonic spectrum of Three Phase Three Level Trinary DC Source MLI connected to RC load. The value of current total harmonic distortion is 32.59 %.

4.2.4 Three Phase Five Level Trinary DC Source MLI

ALAYS



Figure 4.22: Three Phase Five Level Trinary DC Source MLI Voltage Harmonic Spectrum

Figure 4.22 shows the voltage harmonic spectrum of the Three Phase Five Level Trinary DC Source MLI. The voltage total harmonic distortion is 20.48 %. This value is same for any combinations of load because the output voltage will not affect although the inverter attach to various types of load.



4.2.4.1 Three Phase Five Level Trinary DC Source MLI with R Load

Figure 4.23 shows the output voltage and current of Three Phase Five Level Trinary DC Source MLI connected to R load. The current waveform is same as voltage waveform because the R load will only affect the amplitude of the output current.

FFT analysis



Figure 4.24: Three Phase Five Level Trinary DC Source MLI with R Load Current Harmonic Spectrum

Figure 4.24 shows the current harmonic spectrum of Three Phase Five Level Trinary DC Source MLI connected to R load. The value of current total harmonic distortion is 20.48 % which is same as the voltage harmonic distortion as both voltage and current waveform for R load possessed the same square waveform characteristic.

4.2.4.2 Three Phase Five Level Trinary DC Source MLI with RL Load

MALAYS



Figure 4.25: Three Phase Five Level Trinary DC Source MLI with RL Load Output

Figure 4.25 shows the output voltage and current of Three Phase Five Level Trinary DC Source MLI connected to RL load. The current waveform is different compared to the voltage waveform because of the charge and discharge characteristic of the L load.





### 4.2.4.3 Three Phase Five Level Trinary DC Source MLI with RC Load

ALAYSIA

Figure 4.27: Three Phase Five Level Trinary DC Source MLI with RC Load Output

Figure 4.27 shows the output voltage and current of Three Phase Five Level Trinary DC Source MLI connected to RC load. The current waveform is different compared to the voltage waveform because of the charge and discharge characteristic of the C load.



Figure 4.28: Three Phase Five Level Trinary DC Source MLI with RC Load Current Harmonic Spectrum

Figure 4.28 shows the current harmonic spectrum of Three Phase Five Level Trinary DC Source MLI connected to RC load. The value of current total harmonic distortion is 21.48 %.

## 4.2.5 Three Phase Seven Level Trinary DC Source MLI



Figure 4.29: Three Phase Seven Level Trinary DC Source MLI Voltage Harmonic Spectrum



Figure 4.29 shows the voltage harmonic spectrum of the Three Phase Seven Level UNIVERSITI TEKNIKAL MALAYSIA MELAKA Trinary DC Source MLI. The voltage total harmonic distortion is 16.83 %. This value is same for any combinations of load bacques the output voltage will not affect although the inverter

for any combinations of load because the output voltage will not affect although the inverter attach to various types of load.



### 4.2.5.1 Three Phase Seven Level Trinary DC Source MLI with R Load

Figure 4.30: Three Phase Seven Level Trinary DC Source MLI with R Load Output

Figure 4.30 shows the output voltage and current of Three Phase Seven Level Trinary DC Source MLI connected to R load. The current waveform is same as voltage waveform because the R load will only affect the amplitude of the output current.



Figure 4.31: Three Phase Seven Level Trinary DC Source MLI with R Load Current Harmonic Spectrum

Figure 4.31 shows the current harmonic spectrum of Three Phase Seven Level Trinary DC Source MLI connected to R load. The value of current total harmonic distortion is 16.83 % which is same as the voltage harmonic distortion as both voltage and current waveform for R load possessed the same square waveform characteristic.





Figure 4.32 shows the output voltage and current of Three Phase Seven Level Trinary DC Source MLI connected to RL load. The current waveform is different compared to the voltage waveform because of the charge and discharge characteristic of the L load.

FFT analysis



Figure 4.33: Three Phase Seven Level Trinary DC Source MLI with RL Load Current Harmonic Spectrum

Figure 4.33 shows the current harmonic spectrum of Three Phase Seven Level Trinary DC Source MLI connected to RL load. The value of current total harmonic distortion is 5.55 %.



4.2.5.3 Three Phase Seven Level Trinary DC Source MLI with RC Load

ALAYS

Figure 4.34: Three Phase Seven Level Trinary DC Source MLI with RC Load Output

Figure 4.34 shows the output voltage and current of Three Phase Seven Level Trinary DC Source MLI connected to RC load. The current waveform is different compared to the voltage waveform because of the charge and discharge characteristic of the C load.





### 4.2.6 Three Phase Nine Level Trinary DC Source MLI

Figure 4.36: Three Phase Nine Level Trinary DC Source MLI Voltage Harmonic Spectrum

Figure 4.36 shows the voltage harmonic spectrum of the Three Phase Nine Level Trinary DC Source MLI. The voltage total harmonic distortion is 15.12 %. This value is same for any combinations of load because the output voltage will not affect although the inverter attach to various types of load.

**UNIVERSITI TEKNIKAL MALAYSIA MELAKA** 



### 4.2.6.1 Three Phase Nine Level Trinary DC Source MLI with R Load

AYS

Figure 4.37: Three Phase Nine Level Trinary DC Source MLI with R Load Output

Figure 4.37 shows the output voltage and current of Three Phase Nine Level Trinary DC Source MLI connected to R load. The current waveform is same as voltage waveform because the R load will only affect the amplitude of the output current.



Figure 4.38: Three Phase Nine Level Trinary DC Source MLI with R Load Current Harmonic Spectrum

Figure 4.38 shows the current harmonic spectrum of Three Phase Nine Level Trinary DC Source MLI connected to R load. The value of current total harmonic distortion is 15.12 % which is same as the voltage harmonic distortion as both voltage and current waveform for R load possessed the same square waveform characteristic.



4.2.6.2 Three Phase Nine Level Trinary DC Source MLI with RL Load

Figure 4.39 shows the output voltage and current of Three Phase Nine Level Trinary DC Source MLI connected to RL load. The current waveform is different compared to the voltage waveform because of the charge and discharge characteristic of the L load.

FFT analysis



Figure 4.40: Three Phase Nine Level Trinary DC Source MLI with RL Load Current Harmonic Spectrum

Figure 4.40 shows the current harmonic spectrum of Three Phase Nine Level Trinary DC Source MLI connected to RL load. The value of current total harmonic distortion is 5.81 %.



ALAYS



Figure 4.41: Three Phase Nine Level Trinary DC Source MLI with RC Load Output

Figure 4.41 shows the output voltage and current of Three Phase Nine Level Trinary DC Source MLI connected to RC load. The current waveform is different compared to the voltage waveform because of the charge and discharge characteristic of the C load.



#### 4.3 Hardware Result

This section discuss the output waveform and harmonic spectrum result from the hardware development for Three Phase Seven Level Trinary DC Source MLI. The hardware setup for Three Phase Seven Level DC Source MLI tested only using R load and RL load. The load parameter for this experimental setup is shown in Table 4.1.

Parameters			
R Load	228 <i>Q</i>		
RL Load	5 Ω, 1.6 H		

Table 4.1: Experimental Setup Load Parameter

# 4.3.1 Three Phase Seven Level Trinary DC Source MLI



Figure 4.43: Three Phase Seven Level Trinary DC Source MLI Voltage Waveform



Figure 4.44: Three Phase Seven Level Trinary DC Source MLI Voltage Harmonic Spectrum

Figure 4.43 and Figure 4.44 show the voltage waveform and harmonic spectrum of the Three Phase Seven Level Trinary DC Source MLI. The voltage total harmonic distortion is 15.4 %. This value is same for any combinations of load because the output voltage will not affect although the inverter attach to various types of load.



4.3.1.1 Three Phase Seven Level Trinary DC Source MLI with R Load

Figure 4.45 shows the output current of Three Phase Seven Level Trinary DC Source MLI connected to 228  $\Omega$ , R load. The current waveform looks quite similar as voltage waveform because the R load will only affect the amplitude of the output current.



Figure 4.46: Three Phase Seven Level Trinary DC Source MLI with R Load Current Harmonic Spectrum
Figure 4.46 shows the current harmonic spectrum of Three Phase Seven Level Trinary
DC Source MLI connected to 228 Ω, R load. The value of current total harmonic distortion is 26.8 %.

4.3.1.2 Three Phase Seven Level Trinary DC Source MLI with RL Load

1/NN



Figure 4.47: Three Phase Seven Level Trinary DC Source MLI with RL Load Current Waveform

Figure 4.47 shows the output voltage and current of Three Phase Seven Level Trinary DC Source MLI connected to 5  $\Omega$  and 1.6 *H*, RL load. The current waveform is different compared to the voltage waveform because of the charge and discharge characteristic of the L load.



Figure 4.48: Three Phase Seven Level Trinary DC Source MLI with RL Load Current Harmonic Spectrum

Figure 4.48 shows the current harmonic spectrum of Three Phase Seven Level Trinary DC Source connected to 5  $\Omega$  and 1.6 *H*, RL load. The value of current total harmonic distortion is 5.5 %.

#### 4.4 Summary

The voltage and current THD data in Table 4.2 and Table 4.3 collected from the MATLAB/Simulink simulation by using Fast Fourier Transform (FFT) Analysis embedded in the MATLAB/Simulink software itself.

	Conventional MLI		Trinary MLI			
Load	Square	Quasi	Three Level	Five Level	Seven Level	Nine Level
R,L,C	48.34 %	31.08 %	31.08 %	20.48 %	16.83 %	15.12 %

Table 4.2: Comparison between Various Inverter Voltage THD

Table 4.2 shows the comparison of voltage THD between Three Phase Square Inverter, Quasi Inverter and Trinary DC Source MLI. The Three Level Trinary DC Source MLI produced same voltage THD as the Quasi Inverter because the output voltage waveform generated by Quasi Inverter is same as the Three Level Trinary DC Source MLI. Square Inverter contributes the highest voltage THD among all and for Trinary DC Source MLI, the voltage THD is decrease as the number of level increase. The Nine Level Trinary DC Source MLI contributes the lowest voltage THD.

	Conventional MLI		Trinary MLI			
Load	Square	Quasi	Three Level	Five Level	Seven Level	Nine Level
R	48.34 %	31.08 %	31.08 %	20.48 %	16.83 %	15.12 %
RL	20.41 %	8.37 %	8.37 %	5.29 %	5.55 %	5.81 %
RC	50.57 %	32.59 %	32.59 %	21.48 %	17.63 %	15.83 %

Table 4.3: Comparison between Various Inverter Current THD

Table 4.3 shows the comparison of current THD between Three Phase Square Inverter, Quasi Inverter and Trinary DC Source MLI connected to various load combination. As mentioned in the voltage THD section, the Three Level Trinary DC Source MLI produced same current THD as the Quasi Inverter as well because the output current waveform generated by Quasi Inverter is also same as the Three Level Trinary DC Source MLI. Square Inverter contributes the highest current THD among all. For Trinary DC Source MLI, the current THD for R and RC connected load is decrease as the number of level increase. While for RL connected load, the current THD is decrease from three level to five level types of inverter but slightly increase for five level to nine level inverter. However this slight increase can be neglect as it is too small. Overall, the Nine Level Trinary DC Source MLI contributes the lowest voltage THD.

The voltage waveform and frequency spectrum in Figure 4.49 and Figure 4.50 are collected from the MATLAB/Simulink simulation and hardware result of the Three Phase Seven Level Trinary DC Source MLI.



(a) Simulation

(b) Hardware



The voltage THD data in Table 4.4 are extracted from the MATLAB/Simulink simulation and hardware result of the Three Phase Seven Level Trinary DC Source MLI as shown in Figure 4.50.

Table 4.4: Comparison between Simulation and Hardware Voltage THD

Load	Simulation	Hardware	% error
R,L	16.83 %	15.4 %	8.5 %

The current waveform and frequency spectrum in Figure 4.51 and Figure 4.52 are collected from the MATLAB/Simulink simulation and hardware result of the Three Phase Seven Level Trinary DC Source MLI with R load.



Figure 4.51: Comparison between Simulation and Hardware Current Waveform with R Load



(a) Simulation

(b) Hardware

Figure 4.52: Comparison between Simulation and Hardware Current Frequency Spectrum with R Load

The current waveform and frequency spectrum in Figure 4.53 and Figure 4.54 are collected from the MATLAB/Simulink simulation and hardware result of the Three Phase Seven Level Trinary DC Source MLI with RL load.



Figure 4.53: Comparison between Simulation and Hardware Current Waveform with RL Load



Figure 4.54: Comparison between Simulation and Hardware Current Frequency Spectrum with RL Load

The current THD data in Table 4.5 are extracted from the MATLAB/Simulink simulation and hardware result of the Three Phase Seven Level Trinary DC Source MLI with R Load and Three Phase Seven Level Trinary DC Source MLI with RL Load as shown in Figure 4.52 and Figure 4.54.

Load	Simulation	Hardware	% error
R	16.83 %	26.8 %	-59.24 %
RL	3.45 %	5.5 %	-59.42 %

Table 4.5: Comparison between Simulation and Hardware Current THD

Table 4.4 and Table 4.5 show the comparison of voltage and current THD between simulation and hardware result of the Three Phase Seven Level Trinary DC Source MLI connected to R and RL load. The value of simulation and hardware result is slightly different but still can be accepted because in the simulation, ideal component is used while in the hardware, it is impossible to have the ideal component. Furthermore, the spiking or transient current that occur during switching also contribute to the increase of THD in experimental

setup.

اونيونرسيتي تيڪنيڪل مليسيا ملاك UNIVERSITI TEKNIKAL MALAYSIA MELAKA
#### **CHAPTER 5**

#### CONCLUSION

Many power electronics equipments are designed to have as minimum losses as possible. For inverters, switching losses is one of the biggest enemies. Many types of inverters have been produced in terms of either low or high frequency. Trinary DC Source MLI used low frequency and simple algorithm for their switching generation, so the switching losses can be minimized and easy to implement compared to other inverters that produce the same output but require high frequency or complex switching signal generation. Besides, among the existing inverters, this topology requires the minimum number of component for high levels output voltage. In addition, the voltage THD is also decrease as the number of level is increase. Three Level Trinary MLI produce 31.08 % of voltage THD meanwhile for Nine Level Trinary MLI, the voltage THD reduce to 15.12 %. This proved that the output voltage level of Trinary MLI is significantly affected to the voltage THD, which is higher level of Trinary MLI will produce lower voltage THD. Hardware and simulation result shows that for RL load, the current THD is less than using R load.

#### RECOMMENDATION

Based on Table 4.5, shows that the current THD is quite high compared to the simulation current THD. This is because there are current transient occur during the switching which can be seen in Figure 4.51 and Figure 4.53. This spike can be eliminates by using snubber circuit. Snubber circuit functioned as a protection of transient current for IGBT. It is suggested that the hardware setup used snubber to reduce the THD. Figure 5.1 shows the RCD snubber clamp circuit that can be used.



Figure 5.1: RCD Snubber Clamp Circuit

#### REFERENCES

- [1] Acha, E., & Madrigal, M. (2001) Power Quality. *Power Systems Harmonics: Computer Modelling and Analysis* (pp. 4-5). Chichester: Wiley.
- [2] Kularatna, N. (1998). Power Factor Correction and Harmonic Control. *Power Electronics Design Handbook Low-Power Components and Applications* (pp. 248-249). Boston: Newnes.
- [3] Prathiba, T., and Renuga, P. (2012). A comparative Study of Total Harmonic Distortion in Multilevel Inverter Topologies. *Journal of Information Engineering and Applications*, 2(3), 26-36.
- [4] Hart, D.W. (2011). Inverters. *Power Electronics* (pp. 331-340). New York: McGraw-Hill. UNIVERSITI TEKNIKAL MALAYSIA MELAKA
- [5] Luo, F. L., & Ye, H. (2010). *Power electronics: advanced conversion technologies*.Boca Raton: CRC Press/Taylor & Francis.
- [6] Mohan, N., & Undeland, T. M. (2003). Power electronics: converters, applications, and design (3rd ed.). New York: John Wiley & Sons.
- [7] Jacob, J. M. (2002). *Power electronics: principles & applications*. Albany: Delmar Thomson Learning.
- [8] Rashid, M. H. (2001). *Power electronics handbook*. San Diego: Academic Press.

- [9] Colak, I., Kabalci, E., & Bayindir, R. (2011). Review of Multilevel Voltage Source Inverter Topologies and Control Schemes. *Energy Conversion and Management*, 52(2), 1114-1128.
- [10] Rodriguez, Lai, J. S., & Peng, F. Z. (2002). Multilevel Inverters: A Survey Of Topologies, Controls, And Applications. *IEEE Transactions on Industrial Electronics*, 49(4), 724-738.
- [11] Franquelo L. G., Rodriguez J., Kouro S., Portillo R., and Prats M. A. M. (2008). The age of multilevel converter arrives. *IEEE Ind. Electron. Magazine*, 28-39.
- [12] Lai, J. S., and Peng, F. Z. (1996). Multilevel Converters-A New Breed of Power Converters. *IEEE Trans. Ind. Appl.*, 32(3), 509-517.
- [13] Corzine, K. A., Wielebski, M. W., and Peng, F. Z. (2004). Control of Cascaded Multilevel Inverters. *IEEE Trans. Power Electronics*, 19, 732-738.
- [14] Zope, P.H., Bhangale, P.G., Sonare, P. & Suralkar, S.R. (2012). Design and Implementation of Carrier Based Sinusoidal PWM Inverter. *International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering*, 1(4), 230-236.
- [15] Ashok, B., and Rajendran, A. (2013). Selective Harmonic Elimination of Multilevel Inverter using SHE PWM Technique. *International Journal of Soft Computing and Engineering (IJSCE)*, 3(2), 79-82.
- [16] Bharath, R. & Arun V. (2012). 9-Level Trinary DC Source Inverter Using Embedded Controller. *IOSR Journal of Engineering (IOSRJEN)*, 2(10), 90-95.

- [17] L. M. Tolbert, F. Z. Peng, and T. Habetler (1999). Multilevel Converters for Large Electric Drives. *IEEE Trans. Ind. Applicat*, 35, 36-44.
- [18] R. Seyezhai and B. L. Mathur (2008). Hybrid cascaded H-bridge multilevel inverter for fuel cell power conditioning systems. 1-5.
- [19] S. Daher, J. Schmid, and F. M. L. Antunes (2008). Multilevel Inverter Topologies for Stand-alone PV Systems. IEEE Transactions on Industrial Electronics, 55, 2703-2712.
- [20] Y. S. Lai and F. S. Shyu (2003). Topology for hybrid multilevel inverter. 449-458.
- [21] Nurul Aisyah Yusof, Norazliani Md Sapari, Hazlie Mokhlis, and Jeyraj Selvaraj (2012). A Comparative Study of 5-level and 7-level Multilevel Inverter Connected to the Grid. *IEEE International Conference on Power and Energy (PECon)*, 542.





## IHW30N90T

Soft Switching Series

#### Low Loss DuoPack : IGBT in TrenchStop<sup>6</sup> and Fieldstop technology with anti-parallel diode

#### Features:

- 1.1V Forward voltage of antiparallel diode ٠
- TrenchStop\* and Fieldstop technology for 900 V applications offers
  - very tight parameter distribution

  - high ruggedness, temperature stable behavior
     easy parallel switching capability due to positive
  - temperature coefficient in Votiono
- Low EMI
- Qualified according to JEDEC<sup>1</sup> for target applications
- Application specific optimisation of Inverse diode
- Pb-free lead plating; RoHS compliant

#### Applications:

- Microwave Oven S/
- Soft Switching Applications for ZCS



PG-TO-DIT-D



1

1 J-STD-020 and JESD-022

Power Semiconductors

Rev. 2.3 Nov 08

### **APPENDIX B: GATE DRIVE HCPL-3120-000E DATASHEET**



#### HCPL-3120/J312, HCNW3120 2.5 Amp Output Current IGBT Gate Drive Optocoupler



Data Sheet



#### Description

The HCPL-3120 contains a GaAsP LED while the HCPL-J312 and the HCNW3120 contain an AlGaAs LED. The LED is optically coupled to an integrated circuit with a power output stage. These optocouplers are ideally suited for driving power IGBTs and MOSFETs used in motor control inverter applications. The high operating voltage range of the output stage provides the drive voltages required by gate controlled devices The voltage and current supplied by these optocouplers make them ideally suited for directly driving KBTs with ratings up to 1200 V/100 A. For IGBTs with higher ratings, the HCPL-3120 series can be used to drive a discrete power stage which drives the KGBT gate. The HCNW3 120 has the highest insulation voltage of VIORM=1414Vpeak in the IEC/EN/DIN EN 60747-5-2. The HCPL-J312 has an insulation voltage of VIORM-891 Vpaak and the VIORM-630 Vpaak is also available with the HCPL-3120 (Option 060).



#### TRUTH TABLE

LED	V <sub>OC</sub> - V <sub>EE</sub> "POSITIVE GOING" (i.e., TURN-ON)	Vcc-Ve "NEGATIVE GOING" (i.e., TURN-OFF)	V <sub>0</sub> LOW		
OFF	0-30V	0-30V			
ON	0-11V	0-95V	LOW		
ON	11-13.5 V	95 - 12 V	TRANSITION		
ON	135-30V	12-30V	HIGH		

## 25A maximum peak output current

- 20A minimum peak output current
- 25 kV/µs minimum Common Mode Rejection (CMR) at VCM = 1500 V
- 0.5 V maximum low level output voltage (VoL) Eliminates need for negative gate drive
- I<sub>CC</sub> = 5 mA maximum supply current
- Under Voltage Lock-Out protection (UVLO) with hysteresis
- Wide operating Vcc range: 15 to 30 Volts
- 500 ns maximum switching speeds
- Industrial temperature range: -40°C to 100°C
- SafetyApproval:
  - **ULRecognized**

3750 Vms for 1 min. for HCPL-3120/J312

5000 Vms for 1 min. for HCNW3120

#### CSA Approval

IEC/EN/DIN EN 60747-5-2 Appreved

VioRM = 630 Vpeak for HCPL-3120 (Option 060)

VIORM - 891 Vpeak for HCPL-J312

VIORM = 1414 Vpeak for HCNW3120

#### Applications

- IGBT/MOSFET gate drive
- AC/Brushless DC motor drives
- Industrial inverters
- Switch mode power supplies

A 0.1 µF bypass capacitor must be connected between pins 5 and 8.

CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

### APPENDIX C: DC/DC CONVERTER IQ0515SA DATASHEET



Q Series							xpp	OWER	com 1		
	• 8	Single & Dual Output									
200			SIP Package								
20	ę.										
CU-SES		. 1	1000 VLC ISOLION								
1. 1.	10 m	• •	<ul> <li>Optional 3000 VDC isolation</li> </ul>								
ANT.	102 Million		<ul> <li>-40 °C to +85 °C Operation</li> </ul>								
	-		emi-n	egulat	od						
	ALL .										
			Tear	walla	any						
Specification _											
Input		Input	Output	Output	No Lond Input	Max Capacitive		Lord	Noder Number		
Input Voltage Range	Nominal ±10%	and the second	50 V	200 mA	20 mA	200 µF	0.0%	6.0%	ICOSOSSAMA		
Input Reflected	5/8/12 V, 20 mA, 15 V:30 mA	5 VDC	90 V	111 mA	20 mA	200 µF	00%	5.5%	ICOSO95A†^		
Hope Garnert MAR	24 v. 40 mA, 48 v. 50 mA pk-pk, 5 Hz to 20 MHz/		12.0 V	Am CB Am 70	20mA	100 µF	07%	5.5%	10051254th		
Input Reverse Voltage +	None		50 V	200 mA	ISmA	200 µF	94%	4.0%	1012055Ath		
Protection	P	12100	90 V	Am 111	15mA	200 µF	00%	3.5%	IO1208541		
Dutput			15.0 V	67 mA	15mA	100 μ	60%	1.0%	1012155At*		
Output Voltage •	See table		50 V	200 mA.	10mA	300 µF	84%	4.0%	I0150558(1)		
VineBeculation +	1.295/196 x Vit	ISVDC	90 V	Am CB	Amot	300 µF	00%	3.5%	10150954†*		
Load Regulation +	See table (10-100%)		150 V	Am 10	Amul	30.00	09%	3.0%	IQ15155At*		
Betpoint Acogracy .	13%	Second State	50 V	200 mA	TmA	200 µF	01%	4.0%	IQ24055At**		
Ripple & Noise	50 mV pk-pk-max, 20 MHz bandwidth	24 VDC	9.0 V	Am CO	TmA	100 μF	04%	3.5%	1024096541-1 102412541-1		
Maximum Consolius	Roamahin		150 V	67 mA.	AmT	100 µF	00%	2.5%	1024155A(*)		
Load		2	50 V	200 mA	SmA	200 µF	70%	4.0%	KHAROSSA!!!		
General		40 VDC	12.0 V	ATYCE	SmA	100 µF¢	01%	1.0%	KOHB125Ath		
Efficiency	Sue habier (		160 V	67 mk	5mA	100 pr	101%	1.0%	ID401558(**		
Isolation Voltage +	1000 VDC minimum, 5000 VDC option*	† Availa		Cornel &	Ament 14	See page	284-230		10-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-		
Isolation Resistance +	100	Availa	- run I	and a	Dest	ile.		_			
Switching Frequency	VALUES AND SS AND AS AND A LOS AND A	Med	nan	IC8	Deta	19		247			
MTBF .	>1.1 MHrs to ML-HDBK-217F at 25 °C,	GB .	-	- F	0.7609.5	8-4	10	an l			
Environmental			0	1		1		0.0			
Operating Temperature +	-40 °C to +85 °C		(9	5				00	00		
Storage Temperature •	-40 °C to +125 °C		10.5	tή			20.0	-1÷			
Case Temperature •	100 °C max		0	10-4	-	17	+ The d	interest.			
			C	2.5)	0.60 (15.)	2 -	-61 V	HELSE IT.	20)		
			2	305		-	0.02				
		0.24		1		6.7 0	01 4				
		81.0)	-	-		10	12) 4				
lotes		-	105 (1.2)	1 0	102(02) -						
1. Operation at no load will not	damage unit but it may not meet	100	1		Ph	Connection	-	an a	1-2 million		
at specifications. 2. For optional 3000 VDC isolat	tion, add suffix '+1' to the model number.		n	Bingle		Duel	Bingle	HI .	Dust-H		
1. For dual cutput delete suffix 6. All dimensions in inches (ma	'A' and split output current equally between rai	fix 2		-Vin		- 9m	+1	1	-Vin		
5. Pin pitchtolerance: +0.014 (	+0.35)			-Vout		-Waut Common	NJ -Va	*	-Wald		
<ol> <li>Case bilerance : +0.02 (+0.5)</li> <li>Weight: 0.05 bs (2.8 g)</li> </ol>		1		+Var		+Vat	N.F		Camman		
and the same same (so all 1)		S	2 I.	NP	1. 13	NP	+ 40	12	+ Walt		

C Universiti Teknikal Malaysia Melaka









Figure AE - 2: OrCad Layout Plus PCB Layout

Figure AE - 2 shows the designed circuit diagram after being transferred to PCB Layout by using OrCad Layout Plus.



Figure AE - 3: Printed PCB Layout

ALAYSIA

Figure AE - 3 shows the PCB layout printed on the tracing paper. The tracing paper is then placed on an Ultra Violet (UV) board and exposed to the sun for about one minute to able the UV board to capture the printed image.



Figure AE - 4: PCB Developer

Figure AE - 4 shows the UV board with the designed circuit on top of it is soaked in PCB Developer to wipe out the entire unwanted UV layer to reveal the designed circuit.



Figure AE - 6: Designed PCB

Figure AE - 6 shows the finish product of the designed PCB. For Three Phase Seven Level Trinary DC Source MLI, the similar PCB is duplicate two more for yellow and blue phase.





Figure AE - 8: Component Insertion



be soldered.



Figure AE - 9 shows the soldering process after the component had been inserted onto the PCB board. The circuit then is tested by using multi-meter and other suitable equipment UNIVERSITIENNIAL MALAYSIA MELAKA such as oscilloscope and DC power supply to make sure that the circuit is in good condition.



IOSR Journal of Engineering (IOSRJEN)

e-NSIN: 2250-3021, p-ISSN: 2278-8719, www.iosrjen.org Volume 2, Issue 10 (October 2012), PP 90-95

#### 9-Level Trinary DC Source Inverter Using Embedded Controller

#### R. Bharath, V.Arun

Department of EEE, Arunai Engineering College, Thiruvannamalai, Tamilnadu, India

Abstract: This paper presents the Trinary DC source H-bridge multilevel multilevel inverter. Embedded switching pattern scheme is used to improve the performance of Multilevel Inverter. This scheme reduces the switching loss. The proposed inverter can synthesize high quality output voltage near to sinusoidal waves. Unlike other schemes, the proposed firing method significantly reduces the Total Harmonic Distortion (THD) and switching losses. The circuit configuration is simple and easy to control.To validate the developed technique; simulations are carried out through MATLAB/SIMULINK.

Keywords: THD, Vrms, MLI, Embedded controller.

#### INTRODUCTION

Т

Multilevel investers can be divided into three presentable topologies; diods-clamped, flying-capacitor, and cascaded H-bridge cell [1]-[5]. Among them, cascaded H-bridge multilevel investers have been received a greet sitention because of their therits such as minimum number of components, reliability, and modularity. In the viewpoint of obtaining a sinusoidal output voltage wave, multilevel investers may increase the number of output voltage levels. However, it will need more components resulted in complexity and cost increase. To minimize these drawbacks, multilevel investers employing cascaded transformers have been studied [6]-[8]. Owing to the Trinary characteristic of output voltage, they can synthesize high quality output voltage near to summoidal waves. By using a cascaded transformer, they obtain galvanic isolation between source and loads. However, the transformer may decrease the power conversion efficiency, and volume and cost will be increased To alleviate these problems, we propose a cascaded H-bridge multilevel invester using Trinary DC input source without transformers [6] To alleviate these problems, we propose a cascaded H-bridge multilevel invester using timary dc input source without transformers [6]. This circuit topology is simple and easy to control. The operational principle and key waveforms are illustrated in detail. This paper presents a single phase Trinary DC source nine level invester topology for investigation with embedded controller switching technique. Simulations were performed using MATLAB-SIMULINK.

#### IL BASIC OPERATION OF MULTILEVEL INVERTER

Fig. 1 shows a circuit configuration of a cascaded H-bridge multilevel inverter employing Trinary DC input source. It looks like a traditional cascaded H-bridge multilevel inverter except input dc sources. By using Vdc and 3Vdc, it can synthesize nine output levels; -4Vdc, -3Vdc, -2Vdc, -Vdc, 0, Vdc, 2Vdc, 3Vdc, 4Vdc. The lower inverter generates a fundamental output voltage with three levels, and then the upper inverter adds or subtracts des level from the fundamental wave to tryinflexible stepped waves. Here, the final output voltage levels becomes the sum of each terminal voltage of H-bridge, and it is given as

$$V_{out} = V_{1001} + V_{1002} \qquad (1)$$

In the proposed circuit topology, if *n* number of H-bridge module has independent DC sources in sequence of the power of 3, an expected output voltage level is given as

$$V_n = 3^n, n = 1, 2, 3..$$
 (2)

www.iowjen.org



9-Level Trinary DC Source Inverter Using Embedded Controller

It is compared with the conventional multilevel inverters, i.e., diode-clamped, flying capacitor, cascaded H-bridge, and cascaded transformer based multilevel inverter. In the case of diode-clamped, a large multilevel inverter. In the case of diode-clamped, a large multilevel inverter. In the case of diode-clamped, a large flying capacitor method. Among them, the isolated CML looks very effective to synthesize output voltage levels. It only needs a single dc input source. However, it shows low efficiency because of adopting a cascaded transformer. And it will be suffered from large time and heavy weight. Moreover, this method is not desirable for the motor drives employing VF (variable frequency) control scheme because of the saturation of transformer.

#### III. SWITCHING SIGNAL GENERATION

Switching signal generation for proposed multilevel inverter is generated using embedded controller. Fig 2-9 shows the gating pattern generated using embedded controller.PWM signals are generated using embedded m-file, which significantly reduces the switching stress and it makes the system reliable.



www.iosrjen.org

91 Page





92 | Page









www.iosrjen.org

93 | Page





9-Level Trinary DC Source Inverter Using Embedded Controller



#### CONCLUSION

It proposed a cascaded H-bridge multilevel inverter employing Trinary DC sources to obtain a large number of output voltage levels with minimum devices. The proposed inverter can synthesize high quality output voltage near to simuscidal waves. In this paper embedded switching scheme is employed and the output condet sheet of intercent water in this popul extreme statisting visible is employed and the advantage of using digital scheme is that it reduces the uneven degradation of power switches and switching losse. It is observed that proposed topology produce THD of 18.17%. This proposed system eliminates the complexity of generating gate signals when the stages are added. Valuable and presentable merits of the proposed approach are summarized as

(1) Economical circuit configuration to produce multilevel outputs by using Trinary input sources,

V.

(2) Easy to increase of the output voltage levels and output power owing to modularity characteristic.
(3) Little transition loss of switches due to low switching frequency and reduced EMI; it is suitable for high voltage applications.

#### REFERENCES

- [1] J.L. G. Franquelo, J. Rodriguez, S. Kouro, R. Portillo, and M. A. M. Prats, "The age of multiletel
- Converter arrives," IEEE Ind. Electron. Magazine.pp. 28-39, 2008. J. Rodriguez, J. S. Lai, and F. Z. Peng, "Multilevel Inverters: A survey of topologies, controls, and applications, "IEEE Trans. Ind. Electron., vol. 49, no. 4, pp. 724-738, Aug. 2002. [2]

J. S. Lai, and F. Z. Peng, "Multilevel Converters-A New Breed of Power Converters," IEEE Trans. Ind. [3], M. H. Rashid, Power Electronics Handbook, Academic Press, 2001, pp 139-562 وبوم

641

isi L. M. Tolbert, F. Z. Pang, and T. G. Habetler, "Multilevel converters for large electric drives," IEEE

[6]

- Trans. Ind. Electron., vol 35, pp 36-44, 1999. F. S. Kang, S. J. Park, M. H. Lee, C. U. Kim, "An efficient multilevel synthesis approach and its application to a 27-level inverter." *IEEE Trans. Incl. Electron.*, vol. 52, no. 6, pp. 1600-1606, 2005. F. S. Kang, S. J. Park, C. U. Kim, T. Ise, "Multilevel PWM inverters suitable for the use of stand-alone [7]
- photovoltaic power system," IEEE Trans. Energy Conversion, vol. 20, no. 4, pp. 906-915, 2005. F.S.Kang, "A modified cascade-transformer-based multilevel inverter and its efficient switching function," Electric Power Systems Research, vol. 79, pp. 1648-1654, 2009. 8

www.iosrjen.org