

NOVEL STRUCTURE METHOD FOR REDUCING PUNCH THROUGH CURRENT
IN DECANANO MOSFETS.

AYUNI FATEEHA BINTI MUDA

A thesis submitted in partial fulfillment of the requirements for the award of the degree
of Bachelor of Electronic Engineering (Computer Engineering)

Faculty of Electronic and Computer Engineering
Universiti Teknikal Malaysia Melaka

JUNE 2013



UNIVERSITI TEKNIKAL MALAYSIA MELAKA
FAKULTI KEJURUTERAAN ELEKTRONIK DAN KEJURUTERAAN KOMPUTER

BORANG PENGESAHAN STATUS LAPORAN
PROJEK SARJANA MUDA II

NOVEL STRUCTURAL METHOD FOR REDUCING PUNCH

Tajuk Projek : THROUGH CURRENT IN DECANANO METRE MOSFET

Sesi Pengajian :

1	2	/	1	3
---	---	---	---	---

Saya **AYUNI FATEEHA BINTI MUDA**

(HURUF BESAR)

mengaku membenarkan Laporan Projek Sarjana Muda ini disimpan di Perpustakaan dengan syarat-syarat kegunaan seperti berikut:

1. Laporan adalah hakmilik Universiti Teknikal Malaysia Melaka.
2. Perpustakaan dibenarkan membuat salinan untuk tujuan pengajian sahaja.
3. Perpustakaan dibenarkan membuat salinan laporan ini sebagai bahan pertukaran antara institusi pengajian tinggi.
4. Sila tandakan () :

SULIT*

*(Mengandungi maklumat yang berdarjah keselamatan atau kepentingan Malaysia seperti yang termaktub di dalam AKTA RAHSIA RASMI 1972)


TERHAD**

** (Mengandungi maklumat terhad yang telah ditentukan oleh organisasi/badan di mana penyelidikan dijalankan)

TIDAK TERHAD

Disahkan oleh:


 (TANDATANGAN PENULIS)


 (COP DAN TANDATANGAN PENYELIA)

815, KG BINJAI RENDAH
 21400 MARANG
 TERENGGANU

Tarikh: 13 JUN 2013

Tarikh: 12 Jun 2013


I declare that this project report entitled “*Novel Structural Method for Reducing Punch through Current in Decanano MOSFET*”, is the result of my own research except as cited in the references.

Signature:

Name: AYUNI FATEEHA BINTI MUDA

Date: 5th JUNE 2013

I hereby declare that I have read this project report and in my opinion this thesis is sufficient in terms of scope and quality for the award of degree of Bachelor of Electronic Engineering (Computer Engineering).

Signature: 

Name of Supervisor: DR. ANIS SUHAILA BINTI MOHD ZAIN

Date: 13th JUNE 2013

Special dedicated to my late beloved father, my beloved mother, sister, brother and little
sister

ACKNOWLEDGEMENT

Firstly, 'In the name of Allah, most gracious, most merciful'. Alhamdulillah, I would like to extend my deep gratitude towards the almighty Allah S.W.T because of His mercy and kindness, I was able to complete my Final Year Project and thesis in a given time frame without having any difficult problems.

I would like to express profound gratitude to my Final Year Project Supervisor, Dr. Anis Suhaila Binti Mohd Zain for her invaluable support, encouragement, supervision and useful knowledge throughout this duration of my project.

I am also like to thank my late father, Hj Muda bin Jusoh, my beloved mother, Hjh. Rohani Binti Abd Rahman, for their love and support me all time through my life, give me the spirit and pray for my success in carrying out the task. Thank you to my caring sister and brother also that always concern about me and give me motivation when I need them. Last but not least, thanks to my little sister who always supports me. Thanks for their encouragement that they had given to me.

Special thanks go to En. Zul Atfyi Fauzan B. Mohammed Napiah and Dr. Fauziyah Binti Saleh for sharing their knowledge regarding "Silvaco software". With their help, I able to finish my project in time.

Nevertheless, my great appreciation dedicated to my friend Mohd Hafiz Bin Sulaiman, Thailis Bounya Anak Ngelayang who had share their opinion and knowledgement directly or indirectly with this project.

Finally, I am also thankful to my colleagues of Electronic and Computer Engineering and to all my friends in Universiti Teknikal Malaysia Melaka for their assistance and understanding.

Thank you so much

Ayuni Fateeha Muda

ABSTRACT

Currently, the demand of faster and smaller devices, the researchers and semiconductor manufacturers are putting a lot of effort to face difficulties and challenges of improving of the performance of semiconductor devices from the conventional one. One of the solutions is to apply delta doping process to the conventional devices so that the punch through current is reduced and the devices performances are improved. In order to increase the mobility and the speed of the electronic devices, semiconductor technology researcher face the limitations such as punch through current in MOSFET device as it is unavoidable in scaling. The aim of this project is to reduce the punch through current in decanano MOSFET through delta doping process. Delta doping process is adding the Galium Arsenide (GaAs) in at the middle of junction depth to avoid depletion layer occurs. Technology Computer Aided Design (TCAD) tool from Silvaco's International® was to simulate the structure designed in this project. Silvaco's DevEdit software will be used to design a structure of MOSFET according to the steps, then, Silvaco's ATLAS software used to obtain its characteristics. The characteristics and result analysis such as transfer characteristics (I_d - V_{gs}), sub threshold curves ($\log I_d$ - V_{gs}) and output characteristics (I_d - V_d) were obtain to compare the punch through current before delta doping and after delta doping process by adding the GaAs. Results analyzed in reducing punch through current in MOSFET give better performance in leakage current, speed and power consumption.

ABSTRAK

Pada masa kini, bagi memenuhi permintaan yang semakin meningkat terhadap peranti elektronik yang cepat dan kecil, para penyelidik dan pengilang semikonduktor berusaha untuk menghadapi cabaran ini. Hal ini disebabkan peningkatan prestasi peranti semikonduktor daripada yang konvensional merupakan satu tugas yang sukar. Salah satu penyelesaian bagi masalah ini ialah proses pendopan ke dalam MOSFET konvensional supaya arus “punch through” dapat dikurangkan dan prestasi elektrikinya bertambah baik. Selain itu, kajian terhadap peningkatan dalam mobiliti dan kepantasan peranti elektronik telah dilaksanakan oleh penyelidik teknologi semiconductor kini bagi melepasi batasan dalam MOSFET, contohnya, kesan arus “punch through” yang tidak boleh dielakkan semasa penskalaan. Tujuan projek ini adalah untuk mengurangkan arus “punch through” dalam MOSFET decanano melalui proses pendopan. *Technology Computer Aided Design (TCAD)* dari *Silvaco's International*® digunakan dalam projek ini untuk mensimulasi struktur yang dibina. Perisian *Silvaco's DevEdit* digunakan untuk membuat lakaran struktur MOSFET berdasarkan langkah dan arahan yang diberi, manakala perisian ATLAS digunakan untuk mendapatkan pencirian elektrikinya. Pencirian dan analisis keputusan seperti pencirian pemindahan (I_d - V_{gs}), lengkungan subthreshold (I_d - V_{gs}) dan pencirian keluaran (I_d - V_{ds}) dilakukan untuk mendapatkan perbezaan arus “punch through” sebelum dan selepas proses pendopan dengan penambahan GaAs. Analisis keputusan yang diperolehi dari pengurangan arus “punch through” dari segi pengurangan kebocoran arus, kelajuan dan juga kurang pengambilan kuasa.

TABLE OF CONTENT

CHAPTER	TITLE	PAGE
	PROJECT TITLE	i
	REPORT STATUS VERIFICATION FORM	ii
	DECLARATION	iii
	SUPERVISOR DECLARATION	iv
	DEDICATION	v
	ACKNOWLEDGEMENT	vi
	ABSTRACT	vii
	ABSTRAK	viii
	TABLE OF CONTENTS	ix
	LIST OF TABLE	xiii
	LIST OF FIGURE	xiv
	LIST OF ABBREVIATIONS	xvi
	LIST OF SYMBOLS	xvii
	LIST OF APPENDICES	xviii

I INTRODUCTION

1.0	Project Introduction	1
1.1	Problem Statement	3
1.2	Aim and Objectives	3
1.3	Scope of Project	4
1.4	Methodology	4
1.5	Project Outline	4

II BACKGROUND STUDY

2.1	Punch through current	6
2.2	Methods for reducing punch through current	10
2.2.1	Halo	10
2.2.2	Delta doping	15

III METHODOLOGY

3.1	Methodology	19
3.2	Methodology flow chart	22
3.3	TCAD software (Silvaco)	23
3.4	Need simulation tools	23
3.4.1	Introduction to TCAD simulation	
	Software	24

3.4.2	Deckbuild: Interactive Deck Development And Runtime Environment	25
3.4.3	Tonyplot: 1D/2D Interactive Visualisation Tool	26
3.4.4	Devedit: Structure and mesh Editor	27
3.5	Devedit– Design device structure	28
3.5.1	Step by step on process simulation	28

IV RESULT AND DISCUSSION

4.1	ATLAS- Device simulation Framework	30
4.2	The overall parameters	31
4.3	Design Experiment for gate length 24nm	32
4.4	Design Experiment for gate length 16nm	35
4.5	Design Experiment for gate length 9.8nm	37
4.6	Design Experiment for gate length 24nm, 16nm and 9.8nm after Delta Doping Process	41
4.7	Graph Id versus Vgs before delta doping (Vds = 0.7V)	44
4.8	Graph Id versus Vgs before delta doping (Vds = 50mV)	47
4.9	Graph Id versus Vgs after delta doping (Vds = 0.7V)	50
4.10	Graph Id versus Vgs after delta doping (Vds = 50mV)	53

4.11	Graph Log Id versus Vgs before delta doping (Vds = 50mV)	57
4.12	Graph Log Id versus Vgs before delta doping (Vds = 0.7V)	60
4.13	Graph Log Id versus Vgs after delta doping (Vds = 50mV)	63
4.14	Graph Log Id versus Vgs after delta doping (Vds = 0.7V)	66
4.15	Table for punch through current	69

V CONCLUSION AND RECOMMENDATION

5.1	Conclusion	71
5.2	Recommendations	73

REFERENCES

APPENDIX A	76
APPENDIX B	78
APPENDIX C	80
APPENDIX D	82
APPENDIX E	84
APPENDIX F	86

LIST OF TABLES

NO	TITLE	PAGE
4.1	overall parameter for all design	31
4.2	The fixed parameter for 24nm	32
4.3	The manipulated parameter for 24nm	33
4.4	The fixed parameter for 16nm	35
4.5	The manipulated parameter for 16nm	35
4.6	The fixed parameter for 9.8nm	37
4.7	The manipulated parameter for 9.8nm	38
4.8	Position of GaAs in the structure	43
4.9	Comparison V_{th} before and after doping for $V_{ds}=0.7V$	56
4.10	Comparison V_{th} before and after doping for $V_{ds}=50mV$	56
4.11	Table for punch through current for $V_d=0.7V$	69
4.12	Table for punch through current for $V_d=50mV$	70

LIST OF FIGURES

NO	TITLE	PAGE
2.1	Schematic for punch through current	7
2.2	Punch through current	7
2.3	Halo	15
2.4	Dual halo	15
2.5	Delta doped layer	18
3.1	flowchart for designing	22
3.2	Silvaco's software	25
4.1	MOSFET design with 24nm gate length.	33
4.2	Contour structure with junction depth for 24nm gate length MOSFET design.	34
4.3	24nm gate length MOSFET design with mesh.	34
4.4	MOSFET design with 16nm gate length.	36
4.5	Contour structure with junction depth for 16nm gate length MOSFET design.	36
4.6	16nm gate length MOSFET design with mesh.	37
4.7	MOSFET design with 9.8nm gate length.	39

4.8	Contour structure with junction depth for 9.8nm gate length MOSFET design.	39
4.9	9.8nm gate length MOSFET design with mesh.	40
4.10	24nm gate length MOSFET design with delta doping (GaAs)	41
4.11	16nm gate length MOSFET design with delta doping (GaAs)	42
4.12	9.8nm gate length MOSFET design with delta doping (GaAs)	43
4.13	Id vs Vgs for gate length 24nm	44
4.14	Id vs Vgs for gate length 16nm	45
4.15	Id vs Vgs for gate length 9.8nm	46
4.16	Id vs Vgs for gate length 24nm	47
4.17	Id vs Vgs for gate length 16nm	48
4.18	Id vs Vgs for gate length 9.8nm	49
4.19	Id vs Vgs for gate length 24nm	50
4.20	Id vs Vgs for gate length 16nm	51
4.21	Id vs Vgs for gate length 9.8nm	52
4.22	Id vs Vgs for gate length 24nm	53
4.23	Id vs Vgs for gate length 16nm	54
4.24	Id vs Vgs for gate length 9.8nm	55
4.25	Log Id vs Vgs for gate length 24nm	57
4.26	Log Id vs Vgs for gate length 16nm	58
4.27	Log Id vs Vgs for gate length 9.8nm	59
4.28	Log Id vs Vgs for gate length 24nm	60
4.29	Log Id vs Vgs for gate length 16nm	61
4.30	Log Id vs Vgs for gate length 9.8nm	62
4.31	Log Id vs Vgs for gate length 24nm	63
4.32	Log Id vs Vgs for gate length 16nm	64
4.33	Log Id vs Vgs for gate length 9.8nm	65
4.34	Log Id vs Vgs for gate length 24nm	66
4.35	Log Id vs Vgs for gate length 16nm	67
4.36	Log Id vs Vgs for gate length 9.8nm	68

LIST OF ABBREVIATIONS

CMOS	-	Complementary Metal Oxide Semiconductor
MOSFET	-	Metal-Oxide-Semiconductor Field Effect Transistor
nm	-	nanometer
GaAs	-	Galium Arsenide
NMOS	-	N-channel MOSFET
PMOS	-	P-channel MOSFET
DIBL	-	Drain-Induces Barrier Lowering
TCAD	-	Technology Computer Aided Design
VLSI	-	Very Large Scale Integrated Circuits
C-V	-	Capacitance Voltage
DC	-	Direct current

LIST OF SYMBOLS

I_d	-	Drain Current
V_{ds}	-	Drain to source Voltage
V_{gs}	-	Gate to source voltage
V_{th}	-	threshold Voltage
C	-	Capacitance
I_{off}	-	Off current
I_{on}	-	On current
I_{sub}	-	subthreshold leakage current
I_{btbt}	-	reverse biased diode junction band to band tunnelling current

LIST OF APPENDICES

NO	TITLE	PAGE
A	ATLAS INPUT FILES: $I_D - V_{GS}$ Transfer Curves and Log $I_D - V_{GS}$ Punch Through Current Gate Length 24nm	76
B	ATLAS INPUT FILES: $I_D - V_{GS}$ Transfer Curves and Log $I_D - V_{GS}$ Punch Through Current Gate Length 16nm	78
C	ATLAS INPUT FILES: $I_D - V_{GS}$ Transfer Curves and Log $I_D - V_{GS}$ Punch Through Current Gate Length 9.8nm	80
D	ATLAS INPUT FILES: $I_D - V_{GS}$ Transfer Curves and Log $I_D - V_{GS}$ Punch Through Current Gate Length 24nm Delta Doping	82
E	ATLAS INPUT FILES: $I_D - V_{GS}$ Transfer Curves and Log $I_D - V_{GS}$ Punch Through Current Gate Length 16nm Delta Doping	84
F	ATLAS INPUT FILES: $I_D - V_{GS}$ Transfer Curves and Log $I_D - V_{GS}$ Punch Through Current Gate Length 9.8nm Delta Doping	86

CHAPTER I

INTRODUCTION

1.0 Project Introduction

The Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET) is large known as a popular device and is extensively used in digital circuits, microprocessors, memory circuit, and other logic applications. The relative small size of MOSFET causes thousand of devices that can be fabricate into single integrated circuit design in other advantage to the electronic industry.

First and foremost, a basic understanding of the fabrication, operation, advantages, and applications of each device was needed before any simulations or optimizations could commence. This understanding of the devices was gained through extensive research conducted on each device.

Various sources were consulted and resultant understanding of the devices was key in the creation of optimized device configurations.

MOSFET technology is an industry standard. This technology has been around for many years, and the fabrication methods are continually improving, yet they are well established. There has been a consistent gain in the performance of these devices every few years since their creation.

The cost and size are main advantages of MOSFET devices. Since the technology is well established, fabrication methods have been relatively inexpensive. Therefore, the device itself is physically smaller than other technologies, allowing for the placement of more devices on a silicon wafer during fabrication. MOSFET devices are mainly used in the creation of CMOS logic chips, which are at heart of every computer. An enhancement-type NMOS transistor was used during the course of this project.

Furthermore, punch through current in MOSFET occurs when the depletion layer between drain and source regions is merge into a single depletion region. When the punch through current occur, it will affect the current and drain-source volatage. The field underneath the gate then becomes strongly dependent on the drain-source voltage, as is the drain current. Iife the current is directly proportional to the drain-source voltage. The situation must not have be happened because it will increase the output conductance and the maximun operating volatage of the devices will limits. For this project, the effects of pucnhthrough current will be studied to understand more on how did it happens and finding solution to reduce it. Besides, also determine how to reduce the leakage. Then, will be determine the best solution to reduce punch trough current and at the same time reduce leakage.

1.1 Problem Statement

In recent years, the demand for power sensitive designs has grown significantly due to the fast growth of battery-operated portable applications. As the technology scaling continues unabated, sub threshold device design has gained a lot of attention due to the low power and ultra-low-power consumption in various applications. Design of low-power high-performance submicron and deep submicron CMOS devices and circuits is a big challenge. One of the problems is punch through current that will be effect the function of the transistor. Punch trough current will make the leakage will occur. This causes the threshold voltage to be undesirably high since the gate silicon dioxide cannot be arbitrarily thin due to the concern over the direct tunnelling current. Moreover, the leakage must be avoided another effects such as it will the power consumption. The power dissipation also reduced and the speeds of the devices become slow. In addition, the most important is it will disturb the performances such as AC performance.

1.2 Aim and Objective

Aim: To reduce the punch through current in decananometre MOSFET.

Objectives:

1. To learn TCAD Silvaco software.
2. To design the MOSFET devices in 24, 16 & 9.8 decananometre scaling for reducing punch through current and leakage.
3. To determine and propose methods for reducing punch through current.

1.3 Scope Of Project

This project is focused on designing the structure which is delta doping for reducing punch through current in decananometre MOSFET. Besides, the parameters for these designs are 24nm, 16nm and 9.8nm. Furthermore, this project is conducted by using Silvaco's TCAD simulation tools which is DEVEDIT and ATLAS. The Silvaco's TCAD simulation tool is computer simulation software and used to design the proposed device structures.

1.4 Methodology

In this project, TCAD simulation are used to design MOSFET for gate length 24 nm, 16 nm and 9.8 nm and delta doping Galium Arsenide (GaAs). There are two important tools that have been used which are known as DEVEDIT and ATLAS. During the process to complete this project, the first step is to identify the punch through current, effects of the punch through current to the devices and method to reduce punch through current. After that, the devices are design by using DEVEDIT which is to design the structure and content of material that can be choosing according to the library tool. The next step is exact delta and device simulation by using ATLAS. From the ATLAS, the graph current and voltage curve can be determined. Lastly, analyze the graph from ATLAS which is can determine the performance of the punch through current. The result was compare between before and after adding delta doping (GaAs).

1.5 Project Outlined

This project consists of 6 chapters which are Chapter 1 will discuss about and introduction, objectives, scope project, methodology and problem statement. The chapter 2 contains theories and literature review part which is information about other relevant researches. For Chapter 3, the discussion will be on methodology and software implementation of this project. This chapter

will show the flow of the project from the beginning of data collection until the acceptable results. Chapter 4 discussed about the result from the simulation Silvaco TCAD tool and punch through current characterization. Finally, the conclusion of this thesis is in Chapter 5 will include which is concluding the result and recommendation for the project.

CHAPTER II

BACKGROUND STUDY

2.1 Punch through current

Punch through in a MOSFET is an extreme case of channel length modulation where the length reduces to zero. Punch through current occurs when depletion layers around the drain and source regions merge into a single depletion region. The field underneath the gate then becomes strongly dependent on the drain-source voltage, as is the drain current. Punch through causes a rapidly increasing current with increasing drain-source voltage. This effect is undesirable as it increases the output conductance and limits the maximum operating voltage of the device.